Datasheet > SiSS30LDN

SiSS30LDN

更新时间： 2024-11-25 14:55:11

品牌	Logo	应用领域
威世 - VISHAY		/
页数	文件大小	规格书
9页	261K
描述
N-Channel 80 V (D-S) MOSFET

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SiSS30LDN 数据手册

SiSS30LDN

Vishay Siliconix

www.vishay.com

N-Channel 80 V (D-S) MOSFET

FEATURES

PowerPAK^®1212-8S

• TrenchFET^®Gen IV power MOSFET

• Very low R_DSx Q_gfigure-of-merit (FOM)

• Tuned for the lowest R_DSx Q_ossFOM

• 100 % R_gand UIS tested

• Material categorization: for definitions of

compliance please see www.vishay.com/doc?99912

APPLICATIONS

Top View

Bottom View

• Synchronous rectification

• Primary side switch

PRODUCT SUMMARY

V_DS(V)

R_DS(on)max. () at V_GS= 10 V

• DC/DC converter

0.00850

0.01220

15.2

• Solar micro inverter

_DS(on)max. () at V_GS= 4.5 V

• Motor drive switch

Q_gtyp. (nC)

I_D(A)

• Battery and load switch

55.5

N-Channel MOSFET

Configuration

Single

• Industrial

ORDERING INFORMATION

Package

Lead (Pb)-free and halogen-free

PowerPAK 1212-8S

SiSS30LDN-T1-GE3

ABSOLUTE MAXIMUM RATINGS (T_A= 25 °C, unless otherwise noted)

PARAMETER

SYMBOL

LIMIT

UNIT

Drain-source voltage

Gate-source voltage

V_DS

V_GS

T_C= 25 °C

T_C= 70 °C

T_A= 25 °C

T_A= 70 °C

55.5

16 ^{b, c}

12.6 ^{b, c}

120

51.8

4.3 ^{b, c}

Continuous drain current (T_J= 150 °C)

I_D

Pulsed drain current (t = 100 μs)

I_DM

I_S

T_C= 25 °C

T_A= 25 °C

Continuous source-drain diode current

Single pulse avalanche current

Single pulse avalanche energy

I_AS

E_AS

L = 0.1 mH

T_C= 25 °C

T_C= 70 °C

T_A= 25 °C

T_A= 70 °C

Maximum power dissipation

P_D

4.8 ^{b, c}

3 ^{b, c}

-55 to +150

260

Operating junction and storage temperature range

Soldering recommendations (peak temperature) ^c

T_J, T_stg

°C

THERMAL RESISTANCE RATINGS

PARAMETER

Maximum junction-to-ambient ^b

SYMBOL

R_thJA

R_thJC

TYPICAL

MAXIMUM

UNIT

t  10 s

Steady state

2.2

°C/W

Maximum junction-to-case (drain)

1.7

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8S is a leadless package. The end of the lead terminal is exposed

copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed

and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 70 °C/W

g. T_C= 25 °C

S18-1280-Rev. A, 24-Dec-2018

Document Number: 79691

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

12 3 4 5 6 7...9

中文翻译

下载PDF

与SiSS30LDN相关器件

型号	品牌	获取价格	描述	数据表
SISS30LDN-T1-GE3	VISHAY	获取价格	Power Field-Effect Transistor,
SiSS32ADN	VISHAY	获取价格	N-Channel 80 V (D-S) MOSFET
SiSS32DN	VISHAY	获取价格	N-Channel 80 V (D-S) MOSFET
SiSS32LDN	VISHAY	获取价格	N-Channel 80 V (D-S) MOSFET
SiSS40DN	VISHAY	获取价格	N-Channel 100 V (D-S) MOSFET
SiSS42DN	VISHAY	获取价格	N-Channel 100 V (D-S) MOSFET
SiSS42LDN	VISHAY	获取价格	N-Channel 100 V (D-S) MOSFET
SiSS4402DN	VISHAY	获取价格	N-Channel 40 V (D-S) MOSFET
SiSS4409DN	VISHAY	获取价格	P-Channel 40 V (D-S) MOSFET
SiSS4410DN	VISHAY	获取价格	N-Channel 40V (D-S) MOSFET

与SiSS30LDN相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

SiSS30LDN

SiSS30LDN 数据手册

与SiSS30LDN相关器件

与SiSS30LDN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SiSS30LDN

SiSS30LDN 数据手册

与SiSS30LDN相关器件

与SiSS30LDN相关文章

您还可以找

您在本页遇到什么问题？