5秒后页面跳转
PI74SSTV16857DK PDF预览

PI74SSTV16857DK

更新时间: 2024-09-14 23:27:51
品牌 Logo 应用领域
其他 - ETC 驱动器存储触发器逻辑集成电路电视光电二极管
页数 文件大小 规格书
6页 387K
描述
Memory Driver

PI74SSTV16857DK 数据手册

 浏览型号PI74SSTV16857DK的Datasheet PDF文件第2页浏览型号PI74SSTV16857DK的Datasheet PDF文件第3页浏览型号PI74SSTV16857DK的Datasheet PDF文件第4页浏览型号PI74SSTV16857DK的Datasheet PDF文件第5页浏览型号PI74SSTV16857DK的Datasheet PDF文件第6页 
PI74SSTV16857D  
14-Bit Registered Buffer  
ProductFeatures  
• PI74SSTV16857Disdesignedforlow-voltageoperation,  
ProductDescription  
PericomSemiconductor’sPI74SSTV16857seriesoflogiccircuits  
are produced using the Company’s advanced 0.35 micron CMOS  
technology, achieving industry leading speed.  
V
DD  
=V  
=2.3Vto2.7V  
DDQ  
• Supports SSTL_2 Class I and II specifications  
• SSTL_2 Input and Output Levels  
The 14-bit PI74SSTV16857D universal bus driver is designed  
• Data inputs have clamp diodes to V  
• Designed for DDR Memory  
• Flow-Through Architecture  
• Package available:  
DD  
for2.3Vto2.7VV operationandSSTL_2 I/OLevelsexcept for  
DD  
the Reset input which is LVCMOS.  
Data flow from D to Q is controlled by the differential clock , CLK,  
CLK and Reset. Data is triggered on the positive edge of CLK.  
CLK must be used to maintain noise margins.  
–48-pin240milwideplasticTSSOP(A)  
–48-pin173milwideplasticTVSOP(K)  
ResetmustbesupportedwithLVCMOSlevelsasV  
maynotbe  
REF  
LogicBlockDiagram  
stable during power-up. Reset is asynchronous and is intended for  
power-up only and when low assures that all of the registers reset  
totheLowState,Qoutputsarelow,andallinputreceivers,dataand  
clock, are switched off.  
Pericom’s PI74SSTV16857D is characterized for operation from  
0°to70°C.  
ProductPinConfiguration  
Q1  
Q2  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
D1  
2
Product Pin Description  
D2  
GND  
3
GND  
PinName  
RESET  
CLK  
CLK  
D
Description  
V
4
V
DDQ  
Q3  
DD  
Reset (Active Low)  
ClockInput  
5
D3  
Q4  
Q5  
6
D4  
ClockInput  
7
D5  
Data Input  
GND  
8
D6  
48-Pin  
A, K  
Q
Data Output  
V
V
9
D7  
DDQ  
Q6  
GND  
Ground  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
CLK  
CLK  
V
Core Supply Voltage  
Output Supply Voltage  
Input Reference Voltage  
DD  
Q7  
V
DDQ  
REF  
V
DDQ  
GND  
DD  
V
GND  
Q8  
Q9  
V
REF  
Truth Table(1)  
RESET  
Inputs  
Outputs  
V
V
D8  
DDQ  
GND  
RESET  
CLK  
CLK  
D
X
H
L
Q
L
D9  
L
H
Η
X
X
Q10  
Q11  
Q12  
D10  
D11  
D12  
H
L
Qo(2)  
V
DDQ  
GND  
DD  
H
L or H  
L or H  
X
GND  
D13  
D14  
Notes:  
1.  
H
L
= High Signal Level  
= Low Signal Level  
= Transition LOW-to-HIGH  
= Transition HIGH-to-LOW  
2. Output level before the indicated  
steady state input conditions were  
established.  
Q13  
Q14  
X
= Irrelevant  
1
PS8482  
07/06/00  

与PI74SSTV16857DK相关器件

型号 品牌 获取价格 描述 数据表
PI74SSTV16857DKE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, CMOS, PDSO
PI74SSTV16857DKEX PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, CMOS, PDSO
PI74SSTV16857DKX PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, CMOS, PDSO
PI74SSTV16857K PERICOM

获取价格

14-Bit Registered Buffer
PI74SSTV16857KE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 14-Bit, True Output, CMOS, PDSO48, 0.173 INCH, PLASTIC,
PI74SSTV16857KEX PERICOM

获取价格

暂无描述
PI74SSTV16859 ETC

获取价格

Logic | 13/26-Bit Registered Buffer
PI74SSTV16859A ETC

获取价格

Memory Driver
PI74SSTV16859AE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 13-Bit, True Output, CMOS, PDSO64, 0.240 INCH, LEAD FREE
PI74SSTV16859AEX PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 13-Bit, True Output, CMOS, PDSO64, 0.240 INCH, PLASTIC,