Datasheet > PI74SSTV32852NBEX

PI74SSTV32852NBEX

更新时间： 2024-11-05 21:22:35

品牌	Logo	应用领域
百利通 - PERICOM		驱动逻辑集成电路
页数	文件大小	规格书
7页	190K
描述
Bus Driver, CMOS, PBGA114

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PI74SSTV32852NBEX 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	FBGA, BGA114,6X19,32	Reach Compliance Code：	unknown
风险等级：	5.84	JESD-30 代码：	R-PBGA-B114
JESD-609代码：	e1	逻辑集成电路类型：	BUS DRIVER
湿度敏感等级：	3	端子数量：	114
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	FBGA
封装等效代码：	BGA114,6X19,32	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, FINE PITCH	电源：	2.5 V
认证状态：	Not Qualified	子类别：	Other Logic ICs
标称供电电压 (Vsup)：	2.5 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)	端子形式：	BALL
端子节距：	0.8 mm	端子位置：	BOTTOM
Base Number Matches：	1

PI74SSTV32852NBEX 数据手册

浏览型号PI74SSTV32852NBEX的Datasheet PDF文件第2页

浏览型号PI74SSTV32852NBEX的Datasheet PDF文件第3页

浏览型号PI74SSTV32852NBEX的Datasheet PDF文件第4页

浏览型号PI74SSTV32852NBEX的Datasheet PDF文件第5页

PI74SSTV32852

24-Bit to 48-Bit Registered Buffer

ProductFeatures

ProductDescription

PericomSemiconductor’sPI74SSTV32852logiccircuitisproduced

using the Company’s advanced 0.35 micron CMOS technology,

achieving industry leading speed.

All inputs are compatible with the JEDEC standard for SSTL_2,

excepttheLVCMOSreset(RESET)input.AlloutputsareSSTL_2,

ClassIIcompatible.

The device operates from a differential clock (CK and CK). Data

registered at the crossing of CK going HIGH, and CK going LOW.

ThePI74SSTV32852supportslow-powerstandbyoperation.When

RESET is LOW, the differential input receivers are disabled, and

undriven(floating)data,clockandreferencevoltage(VREF)inputs

areallowed.Inaddition,whenRESETisLOW,allregistersarereset,

and all outputs are forced LOW. The LVCMOS RESET input must

always be held at a valid logic HIGH or LOW level.

To ensure defined outputs from the register before a stable clock

has been supplied, RESET must be held in the LOW state during

power up.

• PI74SSTV32852isdesignedforlow-voltageoperation,

=2.3Vto2.7V

DDQ

• Supports SSTL_2 Class II specifications on outputs

• AllInputsareSSTL_2Compatible,exceptRESET

whichisLVCMOS.

• Designed for DDR Memory

• Packaging(Pb-freeavailable):

114-BallLFBGA

LogicBlockDiagram

CLK

Q1A

Q1B

RESET

CLK

REF

IntheDDRDIMMapplication,RESETisspecifiedtobecompletely

asynchronous with respect to CK and CK. Therefore, no timing

relationship can be guaranteed between the two. When entering

RESET, the register will be cleared and the outputs will be driven

LOW quickly, relative to the time to disable the differential input

receivers, thus ensuring no glitches on the output. However, when

comingoutof RESET,theregisterwillbecomeactivequickly,relative

to the time to enable the differential input receivers. When the data

inputs are LOW, and the clock is stable, during the time from the

LOW-to-HIGH transition of RESET until the input receivers

are fully enabled, the design must ensure that the outputs will

remainLOW.

TO 23 OTHER CHANNELS

ProductPinDescription

Pin Name

Description

Reset (Active Low) LVCMOS

Clock Input, Positive Differential Input

Clock Input, Negative Differential Input

Data Input

Data Output

Ground

Core Supply Voltage, 2.5V Nominal

Output Supply Voltage, 2.5V Nominal

Input Reference Voltage, 1.25V Nominal

RESET

CLK

Pericom’s PI74SSTV32852 is characterized for operation from

0°to70°C.

GND

V_DD

V_DDQ

V_REF

TruthTable⁽¹⁾

Inputs

Outputs

RESET

CLK

X or Floating

CLK

X or Floating

↑

↓

↑

↓

L or H

Qo⁽²⁾

Notes:

1. H = High Signal Level; L = Low Signal Level; ↑ = Transition LOW-to-HIGH; ↓ = Transition HIGH-to-LOW

X = Irrelevant or floating

2. Output level before the indicated steady state input conditions were established.

PS8615A

06/23/02

12 3 4 5 6 7

中文翻译

下载PDF

与PI74SSTV32852NBEX相关器件

型号	品牌	获取价格	描述	数据表
PI74SSTV32852NBX	PERICOM	获取价格	Bus Driver, CMOS, PBGA114,
PI74SSTVF16857	ETC	获取价格	Logic \| DDR-I. 14-Bit Registered Buffer
PI74SSTVF16857A	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AA	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AAE	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AAEX	PERICOM	获取价格	D Flip-Flop, CMOS, PDSO48, 0.240 INCH, LEAD FREE, PLASTIC, TSSOP-48
PI74SSTVF16857AE	PERICOM	获取价格	暂无描述
PI74SSTVF16857AK	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AKE	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AKEX	PERICOM	获取价格	D Flip-Flop, CMOS, PDSO48, 0.173 INCH, PLASTIC, TVSOP-48

与PI74SSTV32852NBEX相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

PI74SSTV32852NBEX

PI74SSTV32852NBEX 技术参数

PI74SSTV32852NBEX 数据手册

与PI74SSTV32852NBEX相关器件

与PI74SSTV32852NBEX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI74SSTV32852NBEX

PI74SSTV32852NBEX 技术参数

PI74SSTV32852NBEX 数据手册

与PI74SSTV32852NBEX相关器件

与PI74SSTV32852NBEX相关文章

您还可以找

您在本页遇到什么问题？