5秒后页面跳转
PI74SSTVF16857AE PDF预览

PI74SSTVF16857AE

更新时间: 2024-02-02 15:49:06
品牌 Logo 应用领域
百利通 - PERICOM 触发器锁存器逻辑集成电路电视光电二极管
页数 文件大小 规格书
8页 186K
描述
暂无描述

PI74SSTVF16857AE 数据手册

 浏览型号PI74SSTVF16857AE的Datasheet PDF文件第2页浏览型号PI74SSTVF16857AE的Datasheet PDF文件第3页浏览型号PI74SSTVF16857AE的Datasheet PDF文件第4页浏览型号PI74SSTVF16857AE的Datasheet PDF文件第5页浏览型号PI74SSTVF16857AE的Datasheet PDF文件第6页浏览型号PI74SSTVF16857AE的Datasheet PDF文件第7页 
PI74SSTVF16857A  
14-Bit Registered Buffer  
ProductFeatures  
ProductDescription  
• Designed for low-voltage operation,  
2.5VforPC1600~PC2700;2.6VforPC3200  
• Supports SSTL_2 Class I output specifications  
• SSTL_2 Input and Output Levels  
PericomSemiconductor’sPI74SSTVF16857A seriesoflogiccircuits  
are produced using the Company’s advanced sub-micron CMOS  
technology, achieving industry leading speed.  
The 14-bit PI74SSTVF16857A universal bus driver is designed  
• Designed for DDR Memory  
• Flow-Through Architecture  
• Packaging Options (Lead-free packages are available):  
48-pin240milwideplasticTSSOP(A)  
48-pin173milwideplasticTVSOP(K)  
for2.5Vto2.6VV operation and SSTL_2 I/O Levels except for  
DD  
theRESETinputwhichisLVCMOS.  
Data flowfrom DtoQiscontrolledbythe differential clock, CLK,  
CLK and RESET. Data is triggered on the positive edge of CLK.  
CLK must be used to maintain noise margins.  
RESET must be supported with LVCMOS levels as V  
may not  
REF  
LogicBlockDiagram  
bestableduringpower-up.RESETisasynchronousandisintended  
forpower-uponlyandwhenlowassuresthatalloftheregistersreset  
totheLowState,Qoutputsarelow,andallinputreceivers,dataand  
clock, are switched off.  
38  
CLK  
39  
CLK  
34  
RESET  
R
Pericom’sPI74SSTVF16857Aischaracterizedforoperationfrom  
0°to70°C.  
1
CLK  
Q1  
48  
35  
D1  
D
V
REF  
ProductPinConfiguration  
TO 13 OTHER CHANNELS  
Q1  
Q2  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
D1  
ProductPinDescription  
2
D2  
PinName  
RESET  
CLK  
CLK  
D
Description  
GND  
3
GND  
Reset (Active Low)  
Clock Input  
Clock Input  
V
4
V
DDQ  
Q3  
DD  
5
D3  
Q4  
Q5  
6
D4  
7
D5  
Data Input  
GND  
8
D6  
Q
Data Output  
V
V
9
D7  
DDQ  
Q6  
GND  
Ground  
48-Pin  
A,K  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
CLK  
CLK  
V
Core Supply Voltage  
Output Supply Voltage  
Input Reference Voltage  
DD  
Q7  
V
V
DDQ  
V
DDQ  
GND  
DD  
REF  
GND  
TruthTable(1)  
Q8  
Q9  
V
REF  
RESET  
D8  
Inputs  
Outputs  
V
V
DDQ  
GND  
RESET  
CLK  
CLK  
D
X
H
L
Q
L
H
L
Qo(2)  
D9  
L
H
X
X
Q10  
Q11  
Q12  
D10  
D11  
D12  
Η
V
H
L or H  
L or H  
X
DDQ  
GND  
DD  
GND  
D13  
D14  
Notes:  
2. Output level before the  
indicated steady state  
input conditions were  
established.  
1. H = HighSignalLevel  
L = LowSignalLevel  
Q13  
Q14  
= TransitionLOW-to-HIGH  
=TransitionHIGH-to-LOW  
X = Irrelevant  
PS8687  
05/27/03  
1

PI74SSTVF16857AE 替代型号

型号 品牌 替代类型 描述 数据表
PI74SSTV16857AE PERICOM

完全替代

暂无描述

与PI74SSTVF16857AE相关器件

型号 品牌 获取价格 描述 数据表
PI74SSTVF16857AK PERICOM

获取价格

14-Bit Registered Buffer
PI74SSTVF16857AKE PERICOM

获取价格

14-Bit Registered Buffer
PI74SSTVF16857AKEX PERICOM

获取价格

D Flip-Flop, CMOS, PDSO48, 0.173 INCH, PLASTIC, TVSOP-48
PI74SSTVF16857AKX PERICOM

获取价格

D Flip-Flop, CMOS, PDSO48, 0.173 INCH, PLASTIC, TVSOP-48
PI74SSTVF16857KE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 14-Bit, True Output, CMOS, PDSO48, 0.173 INCH, LEAD FREE
PI74SSTVF16859 PERICOM

获取价格

13-Bit to 26-Bit Registered Buffer
PI74SSTVF16859A PERICOM

获取价格

13-Bit to 26-Bit Registered Buffer
PI74SSTVF16859AE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 13-Bit, True Output, CMOS, PDSO64, 0.240 INCH, LEAD FREE
PI74SSTVF16859AZB PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 13-Bit, True Output, CMOS, PQCC56, PLASTIC, MO-220VLLD-2
PI74SSTVF16859AZBE PERICOM

获取价格

D Flip-Flop, SSTV Series, 1-Func, 13-Bit, True Output, CMOS, PQCC56, LEAD FREE, PLASTIC, M