5秒后页面跳转
捷配首页

Datasheet > PI74SSTV16859FAE
PI74SSTV16859FAE PDF预览

PI74SSTV16859FAE

更新时间： 2024-11-05 20:04:31
品牌 Logo 应用领域
百利通 - PERICOM 光电二极管逻辑集成电路触发器电视
页数 文件大小 规格书
7页 188K
描述
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 13-Bit, True Output, CMOS, PDSO64, 0.240 INCH, PLASTIC, TSSOP-64

阅读下载

中文翻译

获取价格

PI74SSTV16859FAE 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP,针数：64
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.26
系列：SSTVJESD-30 代码：R-PDSO-G64
JESD-609代码：e3长度：17 mm
逻辑集成电路类型：D FLIP-FLOP湿度敏感等级：1
位数：13功能数量：1
端子数量：64最高工作温度：70 °C
最低工作温度：输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260传播延迟（tpd）：2.6 ns
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：2.7 V最小供电电压 (Vsup)：2.3 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：6.1 mm最小 fmax：200 MHz
Base Number Matches：1

PI74SSTV16859FAE 数据手册

 浏览型号PI74SSTV16859FAE的Datasheet PDF文件第2页浏览型号PI74SSTV16859FAE的Datasheet PDF文件第3页浏览型号PI74SSTV16859FAE的Datasheet PDF文件第4页浏览型号PI74SSTV16859FAE的Datasheet PDF文件第5页浏览型号PI74SSTV16859FAE的Datasheet PDF文件第6页浏览型号PI74SSTV16859FAE的Datasheet PDF文件第7页 
TARGET SPECIFICATION  
PI74SSTV16859F  
13-Bit to 26-Bit Registered Buffer  
ProductFeatures  
ProductDescription  
PericomSemiconductor’sPI74SSTV16859Flogiccircuitisproduced  
using the Company’s advanced sub-micron CMOS technology,  
achieving industry leading speed.  
All inputs are compatible with the JEDEC standard for SSTL_2,  
excepttheLVCMOSreset(RESET)input.AlloutputsareSSTL_2,  
ClassIIcompatible.  
Thedeviceoperatesfromadifferentialclock(CLKandCLK).Data  
registeredatthecrossingofCLKgoingHIGH,andCLKgoingLOW.  
ThePI74SSTV16859Fsupportslow-powerstandbyoperation.When  
RESET is LOW, the differential input receivers are disabled, and  
undriven (floating) data, clock and reference voltage (VREF) inputs  
areallowed.Inaddition,whenRESETisLOW,allregistersarereset,  
and all outputs are forced LOW. The LVCMOS RESET input must  
always be held at a valid logic HIGH or LOW level.  
To ensure defined outputs from the register before a stable clock  
has been supplied, RESET must be held in the LOW state during  
power up.  
IntheDDRDIMMapplication,RESETisspecifiedtobecompletely  
asynchronous with respect to CLK and CLK. Therefore, no timing  
relationship can be guaranteed between the two. When entering  
RESET, the register will be cleared and the outputs will be driven  
LOW quickly, relative to the time to disable the differential input  
receivers, thus ensuring no glitches on the output. However, when  
comingoutof RESET,theregisterwillbecomeactivequickly,relative  
to the time to enable the differential input receivers. When the data  
inputs are LOW, and the clock is stable, during the time from the  
LOW-to-HIGH transition of RESET until the input receivers  
are fully enabled, the design must ensure that the outputs will  
remainLOW.  
• PI74SSTV16859Fisdesignedforlow-voltageoperation,  
V
DD  
=V  
=2.3Vto2.7V  
DDQ  
• Supports SSTL_2 Class II specifications on outputs  
• All InputsareSSTL_2Compatible,exceptRESET  
whichisLVCMOS.  
• Designed for DDR Memory  
• Flow-Through Architecture  
• Packages:  
64-pin,240-milwideplasticTSSOP(A)  
56-pin, Plastic Very Thin Fine Pitch Quad Flat  
No Lead QFN (ZB)  
Logic Block Diagram - TSSOP  
48  
CLK  
49  
CLK  
16  
51  
Q1A  
Q1B  
RESET  
R
CLK  
35  
45  
32  
D1  
D
V
REF  
TO 12 OTHER CHANNELS  
Logic Block Diagram - QFN  
35  
CLK  
36  
CLK  
7
38  
Q1A  
Q1B  
RESET  
R
D
CLK  
24  
D1  
22  
32  
V
Pericom’s PI74SSTV16859F is characterized for operation from  
0°Cto70°C.  
REF  
TruthTable(1)  
TO 12 OTHER CHANNELS  
Inputs  
Outputs  
Q
ProductPinDescription  
RESET  
CLK  
X or  
CLK  
X or  
D
Pin Name  
RESET  
CLK  
CLK  
D
Description  
X or  
Floating  
L
L
Reset (Active Low) LVCMOS  
Clock Input, Positive Differential Input  
Clock Input, Negative Differential Input  
Data Input, D1-D13  
Floating  
Floating  
H
Η
H
↑
↓
H
L
X
H
L
Qo(2)  
↑
↓
L or H  
L or H  
Q
Data Output, Q1-Q13  
Notes:  
GND  
VDD  
VDDQ  
VREF  
Ground  
1.  
H
L
↑
↓
X
= HighSignalLevel  
= LowSignalLevel  
2. Output level before the  
indicated steady state  
input conditions were  
established.  
Core Supply Voltage, 2.5V Nominal  
Output Supply Voltage, 2.5V Nominal  
Input Reference Voltage, 1.25V Nominal  
= Transition LOW-to-HIGH  
= Transition HIGH-to-LOW  
= Irrelevant or floating  
1
P-0  
09/17/02  
1234567

中文翻译

下载PDF

与PI74SSTV16859FAE相关器件

型号 品牌 获取价格 描述 数据表
PI74SSTV16859FZBE PERICOM

获取价格

 		D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 13-Bit, True Output, CMOS, PQCC
PI74SSTV16859ZB ETC

获取价格

 		Memory Driver
PI74SSTV32852 ETC

获取价格

 		Logic | 24/48-Bit Registered Buffer - LFBGA Package
PI74SSTV32852FNB PERICOM

获取价格

 		D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LFBGA-114
PI74SSTV32852FNBE PERICOM

获取价格

 		D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LFBGA-114
PI74SSTV32852NB PERICOM

获取价格

 		D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LFBGA-114
PI74SSTV32852NBE PERICOM

获取价格

 		D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LEAD FREE, LFBGA-114
PI74SSTV32852NBEX PERICOM

获取价格

 		Bus Driver, CMOS, PBGA114
PI74SSTV32852NBX PERICOM

获取价格

 		Bus Driver, CMOS, PBGA114,
PI74SSTVF16857 ETC

获取价格

 		Logic | DDR-I. 14-Bit Registered Buffer

与PI74SSTV16859FAE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证