Datasheet > PI74SSTV32852FNBE

PI74SSTV32852FNBE

更新时间： 2024-09-16 09:56:27

品牌	Logo	应用领域
百利通 - PERICOM		电视
页数	文件大小	规格书
7页	207K
描述
D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LFBGA-114

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI74SSTV32852FNBE 数据手册

浏览型号PI74SSTV32852FNBE的Datasheet PDF文件第2页

浏览型号PI74SSTV32852FNBE的Datasheet PDF文件第3页

浏览型号PI74SSTV32852FNBE的Datasheet PDF文件第4页

浏览型号PI74SSTV32852FNBE的Datasheet PDF文件第5页

PI74SSTV32852F

24-Bit to 48-Bit Registered Buffer

ProductFeatures

ProductDescription

PericomSemiconductor’sPI74SSTV32852Flogiccircuitisproduced

using the Company’s advanced sub-micron CMOS technology,

achieving industry leading speed.

All inputs are compatible with the JEDEC standard for SSTL_2,

excepttheLVCMOSreset(RESET)input.AlloutputsareSSTL_2,

ClassIIcompatible.

The device operates from a differential clock (CK and CK). Data

registered at the crossing of CK going HIGH, and CK going LOW.

• PI74SSTV32852Fisdesignedforlow-voltageoperation,

=2.3Vto2.7V

DDQ

• Supports SSTL_2 Class II specifications on outputs

• AllInputsareSSTL_2Compatible,exceptRESET

whichisLVCMOS.

• Designed for DDR Memory

• Packaging:

114-BallLFBGA

ThePI74SSTV32852Fsupportslow-powerstandbyoperation.When

RESET is LOW, the differential input receivers are disabled, and

undriven(floating)data,clockandreferencevoltage(VREF)inputs

areallowed.Inaddition,whenRESETisLOW,allregistersarereset,

and all outputs are forced LOW. The LVCMOS RESET input must

always be held at a valid logic HIGH or LOW level.

To ensure defined outputs from the register before a stable clock

has been supplied, RESET must be held in the LOW state during

power up.

LogicBlockDiagram

CLK

Q1A

Q1B

RESET

CLK

REF

IntheDDRDIMMapplication,RESETisspecifiedtobecompletely

asynchronous with respect to CK and CK. Therefore, no timing

relationship can be guaranteed between the two. When entering

RESET, the register will be cleared and the outputs will be driven

LOW quickly, relative to the time to disable the differential input

receivers, thus ensuring no glitches on the output. However, when

comingoutof RESET,theregisterwillbecomeactivequickly,relative

to the time to enable the differential input receivers. When the data

inputs are LOW, and the clock is stable, during the time from the

LOW-to-HIGH transition of RESET until the input receivers

are fully enabled, the design must ensure that the outputs will

remainLOW.

TO 23 OTHER CHANNELS

ProductPinDescription

Pin Name

Description

Reset (Active Low) LVCMOS

Clock Input, Positive Differential Input

Clock Input, Negative Differential Input

Data Input

Data Output

Ground

Core Supply Voltage, 2.5V Nominal

Output Supply Voltage, 2.5V Nominal

Input Reference Voltage, 1.25V Nominal

RESET

CLK

Pericom’s PI74SSTV32852F is characterized for operation from

0°to70°C.

GND

V_DD

V_DDQ

V_REF

TruthTable⁽¹⁾

Inputs

Outputs

RESET

CLK

X or Floating

CLK

X or Floating

↑

↓

↑

↓

L or H

Qo⁽²⁾

Notes:

1. H= High Signal Level; L = Low Signal Level; ↑ = Transition LOW-to-HIGH; ↓ = Transition HIGH-to-LOW

X = Irrelevant or floating

2. Output level before the indicated steady state input conditions were established.

PS8645

11/19/02

12 3 4 5 6 7

中文翻译

下载PDF

与PI74SSTV32852FNBE相关器件

型号	品牌	获取价格	描述	数据表
PI74SSTV32852NB	PERICOM	获取价格	D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LFBGA-114
PI74SSTV32852NBE	PERICOM	获取价格	D Flip-Flop, SSTV Series, 1-Func, 24-Bit, True Output, CMOS, PBGA114, LEAD FREE, LFBGA-114
PI74SSTV32852NBEX	PERICOM	获取价格	Bus Driver, CMOS, PBGA114
PI74SSTV32852NBX	PERICOM	获取价格	Bus Driver, CMOS, PBGA114,
PI74SSTVF16857	ETC	获取价格	Logic \| DDR-I. 14-Bit Registered Buffer
PI74SSTVF16857A	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AA	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AAE	PERICOM	获取价格	14-Bit Registered Buffer
PI74SSTVF16857AAEX	PERICOM	获取价格	D Flip-Flop, CMOS, PDSO48, 0.240 INCH, LEAD FREE, PLASTIC, TSSOP-48
PI74SSTVF16857AE	PERICOM	获取价格	暂无描述

与PI74SSTV32852FNBE相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

5
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

5
SL74HC10N：高性能三输入与非门解析
2024-09-03

83
AIC1781A 电池充电控制器深度解析
2024-09-03

76

产品中心

服务支持

精选活动

关于我们

帮助中心

PI74SSTV32852FNBE

PI74SSTV32852FNBE 数据手册

与PI74SSTV32852FNBE相关器件

与PI74SSTV32852FNBE相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI74SSTV32852FNBE

PI74SSTV32852FNBE 数据手册

与PI74SSTV32852FNBE相关器件

与PI74SSTV32852FNBE相关文章

您还可以找

您在本页遇到什么问题？