Datasheet > 存储 > SRAM> CY7C1352-100AC

CY7C1352-100AC

更新时间： 2024-09-16 05:19:11

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
12页	187K
描述
256K x18 Pipelined SRAM with NoBL Architecture

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C1352-100AC 数据手册

CY7C1352

256K x18 Pipelined SRAM with NoBL™ Architecture

• Low standby power

Features

Functional Description

• Pin compatible and functionally equivalent to ZBT™

devices MCM63Z818 and MT55L256L18P

The CY7C1352 is a 3.3V 256K by 18 synchronous-pipelined

Burst SRAM designed specifically to support unlimited true

back-to-back Read/Write operations without the insertion of

wait states. The CY7C1352 is equipped with the advanced No

Bus Latency™ (NoBL™) logic required to enable consecutive

Read/Write operations with data being transferred on every

clock cycle. This feature dramatically improves the throughput

of the SRAM, especially in systems that require frequent

Read/Write transitions.The CY7C1352 is pin/functionally com-

patible to ZBT™ SRAMs MCM63Z819 and MT55L256L18P.

• Supports 143-MHz bus operations with zero wait states

— Data is transferred on every clock

• Internally self-timed output buffer control to eliminate

the need to use OE

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write Capability

• 256K x 18 common I/O architecture

• Single 3.3V power supply

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the Clock Enable (CEN) signal, which

when deasserted suspends operation and extends the previ-

ous clock cycle. Maximum access delay from the clock rise is

4.0 ns (143-MHz device).

• Fast clock-to-output times

— 4.0 ns (for 143-MHz device)

— 4.2 ns (for 133-MHz device)

— 5.0 ns (for 100-MHz device)

Write operations are controlled by the four Byte Write Select

— 7.0 ns (for 80-MHz device)

(BWS

) and a Write Enable (WE) input. All writes are con-

[1:0]

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

• Asynchronous output enable

• JEDEC-standard 100-pin TQFP package

• Burst Capability—linear or interleaved burst order

ducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (CE , CE , CE ) and an

asynchronous Output Enable (OE) provide for easy bank se-

lection and output three-state control. In order to avoid bus

contention, the output drivers are synchronously three-stated

during the data portion of a write sequence.

Logic Block Diagram

CLK

Data-In REG.

ADV/LD

A_[17:0]

CEN

CONTROL

and WRITE

LOGIC

256Kx18

MEMORY

DQ_[15:0]

DP_[1:0]

ARRAY

BWS

[1:0]

Mode

Selection Guide

7C1352-143

7C1352-133

7C1352-100

7C1352-80

Maximum Access Time (ns)

4.0

450

4.2

400

5.0

350

7.0

300

Maximum Operating Current (mA)

Maximum CMOS Standby Current (mA)

Commercial

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation.

ZBT is a trademark of Integrated Device Technology.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

August 9, 1999

12 3 4 5 6 7...12

中文翻译

下载PDF

CY7C1352-100AC 替代型号

型号	品牌	替代类型	描述	数据表
CY7C1352B-100AC	CYPRESS	功能相似	256K x 18 Pipilined SRAm with NoBL Architecture

与CY7C1352-100AC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1352-100AI	ETC	获取价格	x18 Fast Synchronous SRAM
CY7C1352-133AC	CYPRESS	获取价格	256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352-133AI	ETC	获取价格	x18 Fast Synchronous SRAM
CY7C1352-143AC	CYPRESS	获取价格	256K x18 Pipelined SRAM with NoBL Architecture
CY7C135-25JC	CYPRESS	获取价格	4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
CY7C135-25JCT	CYPRESS	获取价格	Dual-Port SRAM, 4KX8, 25ns, CMOS, PQCC52, PLASTIC, LCC-52
CY7C135-25JI	CYPRESS	获取价格	4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
CY7C135-25JXC	CYPRESS	获取价格	4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
CY7C1352-80AC	CYPRESS	获取价格	256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352B	CYPRESS	获取价格	256K x 18 Pipilined SRAm with NoBL Architecture

与CY7C1352-100AC相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

89
AIC1781A 电池充电控制器深度解析
2024-09-03

79

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1352-100AC

CY7C1352-100AC 数据手册

CY7C1352-100AC 替代型号

与CY7C1352-100AC相关器件

与CY7C1352-100AC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1352-100AC

CY7C1352-100AC 数据手册

CY7C1352-100AC 替代型号

与CY7C1352-100AC相关器件

与CY7C1352-100AC相关文章

您还可以找

您在本页遇到什么问题？