Datasheet > 存储 > SRAM> CY7C1352B-166AC

CY7C1352B-166AC

更新时间： 2024-11-25 22:45:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储静态存储器
页数	文件大小	规格书
12页	190K
描述
256K x 18 Pipilined SRAm with NoBL Architecture

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1352B-166AC 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
针数：	100	Reach Compliance Code：	compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
风险等级：	5.83	Is Samacsys：	N
Base Number Matches：	1

CY7C1352B-166AC 数据手册

PRELIMINARY

CY7C1352B

256K x18 Pipelined SRAM with NoBL™ Architecture

• Low standby power

Features

Functional Description

• Pin compatible and functionally equivalent to ZBT™

devices MCM63Z818 and MT55L256L18P

The CY7C1352B is a 3.3V 256K by 18 synchronous-pipelined

Burst SRAM designed specifically to support unlimited true

back-to-back Read/Write operations without the insertion of

wait states. The CY7C1352B is equipped with the advanced

No Bus Latency™ (NoBL™) logic required to enable consec-

utive Read/Write operations with data being transferred on ev-

ery clock cycle. This feature dramatically improves the

throughput of the SRAM, especially in systems that require

frequent Read/Write transitions. The CY7C1352B is pin/func-

tionally compatible to ZBT SRAMs MCM63Z819 and

MT55L256L18P.

• Supports 166-MHz bus operations with zero wait states

— Data is transferred on every clock

• Internally self-timed output buffer control to eliminate

the need to use OE

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write Capability

• 256K x 18 common I/O architecture

• Single 3.3V power supply

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the Clock Enable (CEN) signal, which

when deasserted suspends operation and extends the previ-

ous clock cycle. Maximum access delay from the clock rise is

3.5 ns (166-MHz device).

• Fast clock-to-output times

— 3.5 ns (for 166-MHz device)

— 3.8 ns (for 150-MHz device)

— 4.0 ns (for 143-MHz device)

— 4.2 ns (for 133-MHz device)

— 5.0 ns (for 100-MHz device)

Write operations are controlled by the four Byte Write Select

— 7.0 ns (for 80-MHz device)

(BWS

) and a Write Enable (WE) input. All writes are con-

[1:0]

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

• Asynchronous output enable

• JEDEC-standard 100-pin TQFP package

• Burst Capability—linear or interleaved burst order

ducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (CE , CE , CE ) and an

asynchronous Output Enable (OE) provide for easy bank se-

lection and output three-state control. In order to avoid bus

contention, the output drivers are synchronously three-stated

during the data portion of a write sequence.

Logic Block Diagram

CLK

Data-In REG.

ADV/LD

A_[17:0]

CEN

CONTROL

and WRITE

LOGIC

256Kx18

MEMORY

DQ_[15:0]

DP_[1:0]

ARRAY

BWS

[1:0]

Mode

Selection Guide

-166

3.5

400

-150

3.8

375

-143

4.0

350

-133

4.2

300

-100

5.0

250

-80

7.0

200

Maximum Access Time (ns)

Maximum Operating Current (mA)

Commercial

Maximum CMOS Standby Current (mA) Commercial

Shaded areas contain advance information.

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation.

ZBT is a trademark of Integrated Device Technology.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

May 26, 2000

12 3 4 5 6 7...12

中文翻译

下载PDF

与CY7C1352B-166AC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1352B-80AC	CYPRESS	获取价格	256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1352F	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-100AC	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-100AI	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-133AC	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-133AI	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-166AC	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-166AI	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-200AC	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar
CY7C1352F-200AI	CYPRESS	获取价格	4-Mbit (256Kx18) Pipelined SRAM with NoBL⑩ Ar

与CY7C1352B-166AC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

44
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1352B-166AC

CY7C1352B-166AC 技术参数

CY7C1352B-166AC 数据手册

与CY7C1352B-166AC相关器件

与CY7C1352B-166AC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1352B-166AC

CY7C1352B-166AC 技术参数

CY7C1352B-166AC 数据手册

与CY7C1352B-166AC相关器件

与CY7C1352B-166AC相关文章

您还可以找

您在本页遇到什么问题？