5秒后页面跳转
74V1T79 PDF预览

74V1T79

更新时间: 2024-01-08 01:27:35
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器
页数 文件大小 规格书
9页 116K
描述
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP

74V1T79 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SOT-23包装说明:SOT-23, 5 PIN
针数:5Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.84
Is Samacsys:N系列:74V
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2.9 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大I(ol):0.008 A
位数:1功能数量:1
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:TSOP5/6,.11,37封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):8.5 ns
认证状态:Not Qualified座面最大高度:1.45 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:1.625 mm
最小 fmax:120 MHzBase Number Matches:1

74V1T79 数据手册

 浏览型号74V1T79的Datasheet PDF文件第2页浏览型号74V1T79的Datasheet PDF文件第3页浏览型号74V1T79的Datasheet PDF文件第4页浏览型号74V1T79的Datasheet PDF文件第5页浏览型号74V1T79的Datasheet PDF文件第6页浏览型号74V1T79的Datasheet PDF文件第7页 
74V1T79  
SINGLE POSITIVE EDGE TRIGGERED  
D-TYPE FLIP-FLOP  
HIGH SPEED:  
f
t
= 180MHz (TYP.) at V = 5V  
MAX  
CC  
= 3.9ns (TYP.) at V = 5V  
CK-Q  
CC  
LOW POWER DISSIPATION:  
= 1µA(MAX.) at T =25°C  
I
CC  
A
COMPATIBLE WITH TTL OUTPUTS:  
= 2V (MIN), V = 0.8V (MAX)  
V
SOT23-5L  
SOT323-5L  
T & R  
IH  
IL  
POWER DOWN PROTECTION ON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 8mA (MIN) at V = 4.5V  
ORDER CODES  
OH  
OL  
CC  
BALANCED PROPAGATION DELAYS:  
PACKAGE  
t
t
PLH  
PHL  
SOT23-5L  
74V1T79STR  
74V1T79CTR  
OPERATING VOLTAGE RANGE:  
(OPR) = 4.5V to 5.5V  
SOT323-5L  
V
CC  
IMPROVED LATCH-UP IMMUNITY  
Following the hold time interval, data at the D input  
can be changed without affecting the level at the  
output. Power down protection is provided on  
inputs and 0 to 7V can be accepted on inputs with  
no regard to the supply voltage. This device can  
be used to interface 5V to 3V systems.  
DESCRIPTION  
The 74V1T79 is an advanced high-speed CMOS  
SINGLE POSITIVE EDGE TRIGGERED D-TYPE  
FLIP-FLOP fabricated with sub-micron silicon  
2
gate and double-layer metal wiring C MOS  
technology. It is designed to operate from 4.5V to  
5.5V, making this device ideal for portable  
applications.  
This D-Type flip-flop is controlled by a clock input  
(CK). On the positive transition of the clock, the Q  
output will be set to the logic state that was setup  
at the D input.  
It’s available in the commercial and extended  
temperature range.  
All inputs and output are equipped with protection  
circuits against static discharge, giving them ESD  
immunity and transient excess voltage.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
April 2004  
1/9  

与74V1T79相关器件

型号 品牌 获取价格 描述 数据表
74V1T79CTR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T79STR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80 STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80CTR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80STR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T86 STMICROELECTRONICS

获取价格

SINGLE EXCLUSIVE OR GATE
74V1T86_04 STMICROELECTRONICS

获取价格

SINGLE EXCLUSIVE OR GATE
74V1T86C STMICROELECTRONICS

获取价格

SINGLE EXCLUSIVE OR GATE
74V1T86CTR STMICROELECTRONICS

获取价格

SINGLE EXCLUSIVE OR GATE
74V1T86S STMICROELECTRONICS

获取价格

SINGLE EXCLUSIVE OR GATE