5秒后页面跳转
74V2G03STR PDF预览

74V2G03STR

更新时间: 2024-09-29 03:21:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 栅极触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
7页 132K
描述
DUAL 2-INPUT OPEN DRAIN NAND GATE

74V2G03STR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOT-23
包装说明:SOT-23, 8 PIN针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84Is Samacsys:N
系列:74VJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:2.9 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.004 A湿度敏感等级:1
功能数量:2输入次数:2
端子数量:8最高工作温度:125 °C
最低工作温度:-55 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:TSSOP8,.1封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:10 ns传播延迟(tpd):11 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.45 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1.625 mmBase Number Matches:1

74V2G03STR 数据手册

 浏览型号74V2G03STR的Datasheet PDF文件第2页浏览型号74V2G03STR的Datasheet PDF文件第3页浏览型号74V2G03STR的Datasheet PDF文件第4页浏览型号74V2G03STR的Datasheet PDF文件第5页浏览型号74V2G03STR的Datasheet PDF文件第6页浏览型号74V2G03STR的Datasheet PDF文件第7页 
74V2G03  
DUAL 2-INPUT OPEN DRAIN NAND GATE  
HIGH SPEED: t = 3.9ns (TYP.) at V = 5V  
PD CC  
LOW POWER DISSIPATION:  
I
= 1µA(MAX.) at T = 25°C  
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
POWER DOWN PROTECTION ON INPUTS  
OPERATING VOLTAGE RANGE:  
SOT23-8L  
V
(OPR) = 2V to 5.5V  
CC  
IMPROVED LATCH-UP IMMUNITY  
ORDER CODES  
PACKAGE  
DESCRIPTION  
T & R  
The 74V2G03 is an advanced high-speed CMOS  
DUAL 2-INPUT OPEN DRAIN NAND GATE  
fabricated with sub-micron silicon gate and  
SOT23-8L  
74V2G03STR  
can also be used as a led driver in any other  
application requiring current sink.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface 5V to 3V.  
2
double-layer metal wiring C MOS technology.  
The internal circuit is composed of 3 stages  
including buffer output, which provide high noise  
immunity and stable output.  
The device can, with an external pull-up resistor,  
be used in wired AND configuration. This device  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
June 2003  
1/7  

74V2G03STR 替代型号

型号 品牌 替代类型 描述 数据表
74V2T132STR STMICROELECTRONICS

功能相似

DUAL 2-INPUT SHMITT TRIGGER NAND GATE

与74V2G03STR相关器件

型号 品牌 获取价格 描述 数据表
74V2G04 STMICROELECTRONICS

获取价格

TRIPLE INVERTER
74V2G04CTR ETC

获取价格

LOGIC GATE|TRIPLE INVERTER|CMOS|TSSOP|8PIN|PLASTIC
74V2G04STR STMICROELECTRONICS

获取价格

TRIPLE INVERTER
74V2G05 STMICROELECTRONICS

获取价格

TRIPLE INVERTER
74V2G05CTR STMICROELECTRONICS

获取价格

74V SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, SOT-323, 8 PIN
74V2G05STR STMICROELECTRONICS

获取价格

TRIPLE INVERTER
74V2G07 STMICROELECTRONICS

获取价格

TRIPLE BUFFER (OPEN DRAIN)
74V2G07CTR STMICROELECTRONICS

获取价格

TRIPLE BUFFER (OPEN DRAIN)
74V2G07STR STMICROELECTRONICS

获取价格

TRIPLE BUFFER (OPEN DRAIN)
74V2G08 STMICROELECTRONICS

获取价格

DUAL 2-INPUT AND GATE