5秒后页面跳转
74V2G07STR PDF预览

74V2G07STR

更新时间: 2024-09-30 22:16:47
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
9页 193K
描述
TRIPLE BUFFER (OPEN DRAIN)

74V2G07STR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOT-23包装说明:LSSOP, TSSOP8,.1
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.84
系列:74VJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:2.9 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:3输入次数:1
端子数量:8最高工作温度:125 °C
最低工作温度:-55 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:TSSOP8,.1封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:11 ns传播延迟(tpd):12.5 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.45 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1.625 mmBase Number Matches:1

74V2G07STR 数据手册

 浏览型号74V2G07STR的Datasheet PDF文件第2页浏览型号74V2G07STR的Datasheet PDF文件第3页浏览型号74V2G07STR的Datasheet PDF文件第4页浏览型号74V2G07STR的Datasheet PDF文件第5页浏览型号74V2G07STR的Datasheet PDF文件第6页浏览型号74V2G07STR的Datasheet PDF文件第7页 
74V2G07  
TRIPLE BUFFER (OPEN DRAIN)  
PRELIMINARY DATA  
HIGH SPEED: t =3.7ns (TYP.) at V = 5V  
PD CC  
LOW POWER DISSIPATION:  
I
= 1µA(MAX.) at T =25°C  
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
POWER DOWN PROTECTION ON INPUT  
SOT23-8L  
SOT323-8L  
T & R  
OPERATING VOLTAGE RANGE:  
V
(OPR) = 2V to 5.5V  
CC  
IMPROVED LATCH-UP IMMUNITY  
ORDER CODES  
PACKAGE  
DESCRIPTION  
SOT23-8L  
74V2G07STR  
74V2G07CTR  
The 74V2G07 is an advanced high-speed CMOS  
TRIPLE BUFFER (OPEN DRAIN) fabricated with  
sub-micron silicon gate and double-layer metal  
SOT323-8L  
2
wiring C MOS technology.  
Power down protection is provided on input and 0  
to 7V can be accepted on input with no regard to  
the supply voltage. This device can be used to  
interface 5V to 3V.  
The internal circuit is composed of 2 stages  
including buffer output, which provide high noise  
immunity and stable output.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
November 2001  
1/9  
This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.  

74V2G07STR 替代型号

型号 品牌 替代类型 描述 数据表
74V2G70STR STMICROELECTRONICS

完全替代

SINGLE D-TYPE FLIP FLOP WITH PRESET AND CLEAR

与74V2G07STR相关器件

型号 品牌 获取价格 描述 数据表
74V2G08 STMICROELECTRONICS

获取价格

DUAL 2-INPUT AND GATE
74V2G08CTR ETC

获取价格

LOGIC GATE|DUAL 2-INPUT OR|CMOS|TSSOP|8PIN|PLASTIC
74V2G08STR STMICROELECTRONICS

获取价格

DUAL 2-INPUT AND GATE
74V2G125 STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)
74V2G125CTR ETC

获取价格

BUFFER/DRIVER|DUAL|1-BIT|CMOS|TSSOP|8PIN|PLASTIC
74V2G125STR STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)
74V2G126 STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)
74V2G126_03 STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)
74V2G126CTR STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)
74V2G126STR STMICROELECTRONICS

获取价格

DUAL BUS BUFFER (3-STATE)