Datasheet > 逻辑 > 栅极> 74V2G07

74V2G07

更新时间： 2024-09-30 22:16:47

品牌	Logo	应用领域
意法半导体 - STMICROELECTRONICS		/
页数	文件大小	规格书
9页	193K
描述
TRIPLE BUFFER (OPEN DRAIN)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74V2G07 数据手册

74V2G07

TRIPLE BUFFER (OPEN DRAIN)

PRELIMINARY DATA

■

HIGH SPEED: t =3.7ns (TYP.) at V = 5V

PD CC

LOW POWER DISSIPATION:

= 1µA(MAX.) at T =25°C

■

HIGH NOISE IMMUNITY:

= V = 28% V (MIN.)

NIH

NIL

■

POWER DOWN PROTECTION ON INPUT

SOT23-8L

SOT323-8L

T & R

OPERATING VOLTAGE RANGE:

(OPR) = 2V to 5.5V

■

IMPROVED LATCH-UP IMMUNITY

ORDER CODES

PACKAGE

DESCRIPTION

SOT23-8L

74V2G07STR

74V2G07CTR

The 74V2G07 is an advanced high-speed CMOS

TRIPLE BUFFER (OPEN DRAIN) fabricated with

sub-micron silicon gate and double-layer metal

SOT323-8L

wiring C MOS technology.

Power down protection is provided on input and 0

to 7V can be accepted on input with no regard to

the supply voltage. This device can be used to

interface 5V to 3V.

The internal circuit is composed of 2 stages

including buffer output, which provide high noise

immunity and stable output.

PIN CONNECTION AND IEC LOGIC SYMBOLS

November 2001

1/9

This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.

12 3 4 5 6 7...9

中文翻译

下载PDF

与74V2G07相关器件

型号	品牌	获取价格	描述	数据表
74V2G07CTR	STMICROELECTRONICS	获取价格	TRIPLE BUFFER (OPEN DRAIN)
74V2G07STR	STMICROELECTRONICS	获取价格	TRIPLE BUFFER (OPEN DRAIN)
74V2G08	STMICROELECTRONICS	获取价格	DUAL 2-INPUT AND GATE
74V2G08CTR	ETC	获取价格	LOGIC GATE\|DUAL 2-INPUT OR\|CMOS\|TSSOP\|8PIN\|PLASTIC
74V2G08STR	STMICROELECTRONICS	获取价格	DUAL 2-INPUT AND GATE
74V2G125	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G125CTR	ETC	获取价格	BUFFER/DRIVER\|DUAL\|1-BIT\|CMOS\|TSSOP\|8PIN\|PLASTIC
74V2G125STR	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126_03	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)