5秒后页面跳转
捷配首页

Datasheet > 74LV07A
74LV07A PDF预览

74LV07A

更新时间： 2024-11-04 04:01:11
品牌 Logo 应用领域
德州仪器 - TI 输出元件驱动
页数 文件大小 规格书
13页 316K
描述
HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

阅读下载

中文翻译

获取价格

74LV07A 数据手册

 浏览型号74LV07A的Datasheet PDF文件第2页浏览型号74LV07A的Datasheet PDF文件第3页浏览型号74LV07A的Datasheet PDF文件第4页浏览型号74LV07A的Datasheet PDF文件第5页浏览型号74LV07A的Datasheet PDF文件第6页浏览型号74LV07A的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢈ  
ꢊꢋꢌ ꢍꢎꢏ ꢏ ꢋꢐꢀꢑ ꢒ ꢐꢓ ꢅ ꢋꢐ ꢀ  
ꢔ ꢓꢕ ꢊ ꢖ ꢗꢋꢁ ꢘꢒꢐꢈꢓ ꢁ ꢖ ꢎꢕ ꢗ ꢎꢕꢀ  
SCES337I − MAY 2000 − REVISED JUNE 2006  
SN54LV07A . . . J OR W PACKAGE  
SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
2-V to 5.5-V V  
Operation  
CC  
Typical V  
OLP  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
<0.8 V at V  
CC  
A
1A  
1Y  
2A  
2Y  
3A  
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
D
D
D
D
D
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
CC  
OHV  
CC  
OH  
6A  
6Y  
5A  
5Y  
4A  
4Y  
= 3.3 V, T = 25°C  
A
Outputs Are Disabled During Power Up and  
Power Down With Inputs Tied to V  
CC  
Support Mixed-Mode Voltage Operation on  
All Ports  
3Y  
GND  
8
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
SN54LV07A . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
3
2
1 20 19  
18  
6Y  
NC  
5A  
NC  
5Y  
2A  
NC  
2Y  
4
5
6
7
8
description/ordering information  
17  
16  
15  
14  
These hex buffers/drivers are designed for 2-V to  
5.5-V V  
operation.  
NC  
3A  
CC  
The ’LV07A devices perform the Boolean function  
Y = A in positive logic.  
9 10 11 12 13  
The open-drain outputs require pullup resistors to  
perform correctly and can be connected to other  
open-drain outputs to implement active-low  
wired-OR or active-high wired-AND functions.  
NC − No internal connection  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the devices when they are powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
Tube of 50  
SN74LV07AD  
SOIC − D  
LV07A  
Reel of 2500  
Reel of 2000  
Reel of 2000  
Tube of 90  
SN74LV07ADR  
SN74LV07ANSR  
SN74LV07ADBR  
SN74LV07APW  
SN74LV07APWR  
SN74LV07APWT  
SN74LV07ADGVR  
SNJ54LV07AJ  
SOP − NS  
74LV07A  
LV07A  
SSOP − DB  
−40°C to 85°C  
Reel of 2000  
Reel of 250  
Reel of 2000  
Tube of 25  
TSSOP − PW  
LV07A  
TVSOP − DGV  
CDIP − J  
LV07A  
SNJ54LV07AJ  
SNJ54LV07AW  
SNJ54LV07AFK  
−55°C to 125°C  
CFP − W  
Tube of 150  
Tube of 55  
SNJ54LV07AW  
SNJ54LV07AFK  
LCCC − FK  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2006, Texas Instruments Incorporated  
ꢎ ꢁ ꢄꢋꢀꢀ ꢖ ꢕꢊ ꢋꢐꢔ ꢓꢀ ꢋ ꢁ ꢖꢕꢋꢒ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢗꢐ ꢖ ꢒ ꢎ ꢥꢕ ꢓꢖ ꢁ  
ꢙ
ꢒ
ꢈ
ꢕ
ꢈ
ꢛꢣ  
ꢦ
ꢞ
ꢧ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢧ
ꢧ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢦ
ꢨ
ꢠ
ꢩ
ꢪ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢫ
ꢗ
ꢧ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢦ
ꢞ
ꢧ
ꢡ
ꢙ
ꢞ
ꢜ
ꢨ
ꢢ
ꢟ
ꢛ
ꢦ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢨ
ꢢ
ꢧ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢧ
ꢡ
ꢜ
ꢞ
ꢦ
ꢕ
ꢢ
ꢬ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢧ
ꢠ
ꢡ
ꢢ
ꢣ
ꢙ
ꢜ
ꢜꢙ  
ꢤ
ꢣ
ꢝ
ꢤ
ꢧ
ꢝ
ꢭ
ꢤ
ꢧ
ꢧ
ꢤ
ꢣ
ꢙ
ꢮ
ꢫ
ꢗ
ꢧ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢨꢤ ꢧ ꢤ ꢡ ꢢ ꢙ ꢢ ꢧ ꢜ ꢫ  
ꢨ
ꢧ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢯ
ꢝ
ꢞ
ꢢ
ꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟꢢ  
ꢜ
ꢜ
ꢤ
ꢧ
ꢛ
ꢪ
ꢮ
ꢛ
ꢣ
ꢟ
ꢪ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜꢙ  
ꢛ
ꢣ
ꢯ
ꢞ
ꢦ
ꢤ
ꢪ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

与74LV07A相关器件

型号 品牌 获取价格 描述 数据表
74LV07APW NEXPERIA

获取价格

 		Hex buffer with open-drain outputsProduction
74LV07AS14-13 DIODES

获取价格

 		Buffer, LV/LV-A/LVX/H Series, 6-Func, 1-Input, CMOS, PDSO14, GREEN, SOP-14
74LV07AT14-13 DIODES

获取价格

 		Buffer, LV/LV-A/LVX/H Series, 6-Func, 1-Input, CMOS, PDSO14, GREEN, TSSOP-14
74LV07ATPW NEXPERIA

获取价格

 		Hex buffer with open-drain outputsProduction
74LV08 NXP

获取价格

 		Quad 2-input AND gate
74LV08A DIODES

获取价格

 		QUADRUPLE 2-INPUT AND GATES
74LV08APW NEXPERIA

获取价格

 		Quad 2-input AND gateProduction
74LV08AS14-13 DIODES

获取价格

 		AND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, GREEN, SOP-14
74LV08AT14-13 DIODES

获取价格

 		QUADRUPLE 2-INPUT AND GATES
74LV08D NXP

获取价格

 		Quad 2-input AND gate

与74LV07A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证