5秒后页面跳转
74LV08-Q100 PDF预览

74LV08-Q100

更新时间: 2024-11-05 01:12:31
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
12页 691K
描述
Quad 2-input AND gate

74LV08-Q100 数据手册

 浏览型号74LV08-Q100的Datasheet PDF文件第2页浏览型号74LV08-Q100的Datasheet PDF文件第3页浏览型号74LV08-Q100的Datasheet PDF文件第4页浏览型号74LV08-Q100的Datasheet PDF文件第5页浏览型号74LV08-Q100的Datasheet PDF文件第6页浏览型号74LV08-Q100的Datasheet PDF文件第7页 
74LV08-Q100  
Quad 2-input AND gate  
Rev. 1 — 31 July 2012  
Product data sheet  
1. General description  
The 74LV08-Q100 is a low-voltage Si-gate CMOS device that is pin and function  
compatible with 74HC08-Q100 and 74HCT08-Q100.  
The 74LV08-Q100 provides a quad 2-input AND function.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide operating voltage: 1.0 V to 5.5 V  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 C  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
40 C to +125 C SO14  
Description  
Version  
74LV08D-Q100  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LV08PW-Q100 40 C to +125 C  
TSSOP14 plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  

与74LV08-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LV10 NXP

获取价格

Triple 3-input NAND gate
74LV107 NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74LV107D NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74LV107D PHILIPS

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO14,
74LV107DB NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74LV107DB-T ETC

获取价格

J-K-Type Flip-Flop
74LV107D-T ETC

获取价格

J-K-Type Flip-Flop
74LV107N NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74LV107PW NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74LV107PWDH NXP

获取价格

Dual JK flip-flop with reset; negative-edge trigger