生命周期: | Obsolete | 包装说明: | SSOP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.84 | Is Samacsys: | N |
系列: | LV/LV-A/LVX/H | JESD-30 代码: | R-PDSO-G16 |
长度: | 6.2 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | J-KBAR FLIP-FLOP | 位数: | 2 |
功能数量: | 2 | 端子数量: | 16 |
最高工作温度: | 125 °C | 最低工作温度: | -40 °C |
输出极性: | COMPLEMENTARY | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | SSOP | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE, SHRINK PITCH | 传播延迟(tpd): | 70 ns |
认证状态: | Not Qualified | 座面最大高度: | 2 mm |
最大供电电压 (Vsup): | 3.6 V | 最小供电电压 (Vsup): | 1 V |
标称供电电压 (Vsup): | 3.3 V | 表面贴装: | YES |
技术: | CMOS | 温度等级: | AUTOMOTIVE |
端子形式: | GULL WING | 端子节距: | 0.65 mm |
端子位置: | DUAL | 触发器类型: | POSITIVE EDGE |
宽度: | 5.3 mm | 最小 fmax: | 77 MHz |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74LV109DB-T | ETC |
获取价格 |
J-K-Type Flip-Flop | |
74LV109D-T | ETC |
获取价格 |
J-K-Type Flip-Flop | |
74LV109N | NXP |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge trigger | |
74LV109PW | NXP |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge trigger | |
74LV109PWDH | NXP |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge trigger | |
74LV109PWDH-T | NXP |
获取价格 |
暂无描述 | |
74LV109PW-T | ETC |
获取价格 |
J-K-Type Flip-Flop | |
74LV10D | NXP |
获取价格 |
Triple 3-input NAND gate | |
74LV10DB | NXP |
获取价格 |
Triple 3-input NAND gate | |
74LV10DB-T | NXP |
获取价格 |
IC LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, Gate |