5秒后页面跳转
74LV08AS14-13 PDF预览

74LV08AS14-13

更新时间: 2024-11-21 19:44:11
品牌 Logo 应用领域
美台 - DIODES 光电二极管逻辑集成电路
页数 文件大小 规格书
8页 292K
描述
AND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, GREEN, SOP-14

74LV08AS14-13 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:SOIC包装说明:SOP,
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:17 weeks
风险等级:1.57系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G14JESD-609代码:e3
长度:8.635 mm逻辑集成电路类型:AND GATE
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260传播延迟(tpd):21 ns
座面最大高度:1.73 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74LV08AS14-13 数据手册

 浏览型号74LV08AS14-13的Datasheet PDF文件第2页浏览型号74LV08AS14-13的Datasheet PDF文件第3页浏览型号74LV08AS14-13的Datasheet PDF文件第4页浏览型号74LV08AS14-13的Datasheet PDF文件第5页浏览型号74LV08AS14-13的Datasheet PDF文件第6页浏览型号74LV08AS14-13的Datasheet PDF文件第7页 
74LV08A  
QUADRUPLE 2-INPUT AND GATES  
Description  
Pin Assignments  
The 74LV08A provides provides four independent 2-input AND gates  
with standard push-pull outputs. The device is designed for operation  
with a power supply range of 2.0V to 5.5V.  
The inputs are tolerant to 5.5V allowing this device to be used in a  
mixed voltage environment. The device is fully specified for partial  
power down applications using IOFF. The IOFF circuitry disables the  
output preventing damaging current backflow when the device is  
powered down.  
The gates perform the Boolean function:  
Y = A B or Y = A + B  
Features  
Wide Supply Voltage Range from 2.0V to 5.5V  
Sinks or Sources 12mA at VCC = 4.5V  
CMOS Low Power Consumption  
Applications  
General Purpose Logic  
IOFF Supports Partial-Power Down Operation  
Inputs or Outputs accept up to 5.5V  
Inputs Can Be Driven by 3.3V or 5V Allowing for Voltage  
Translation Applications  
Power Down Signal Isolation  
Wide Array of Products Such As:  
ƒ
ƒ
ƒ
PCs, networking, Notebooks, Ultrabooks, Netbooks  
Computer Peripherals, Hard Drives, CD/DVD ROM  
TV, DVD, DVR, set top box  
Schmitt Trigger Action at All Inputs  
ESD Protection Tested per JESD 22  
ƒ
ƒ
ƒ
Exceeds 200-V Machine Model (A115)  
Exceeds 2000-V Human Body Model (A114)  
Exceeds 1000-V Charged Device Model (C101)  
Latch-Up Exceeds 100mA per JESD 78, Class I  
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free,  
"Green" and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)  
and <1000ppm antimony compounds.  
Ordering Information  
13” Tape and Reel  
Packaging  
(Note 4)  
Device  
Package Code  
Quantity  
Part Number Suffix  
74LV08AS14-13  
74LV08AT14-13  
S14  
T14  
SO-14  
2500/Tape & Reel  
2500/Tape & Reel  
-13  
-13  
TSSOP-14  
Note:  
4. The taping orientation and tape details can be found at http://www.diodes.com/datasheets/ap02007.pdf  
1 of 8  
www.diodes.com  
July 2014  
© Diodes Incorporated  
74LV08A  
Document number: DS35662 Rev. 2 - 2  

与74LV08AS14-13相关器件

型号 品牌 获取价格 描述 数据表
74LV08AT14-13 DIODES

获取价格

QUADRUPLE 2-INPUT AND GATES
74LV08D NXP

获取价格

Quad 2-input AND gate
74LV08D NEXPERIA

获取价格

Quad 2-input AND gateProduction
74LV08DB NXP

获取价格

Quad 2-input AND gate
74LV08DB,112 NXP

获取价格

74LV08 - Quad 2-input AND gate SSOP1 14-Pin
74LV08DB,118 NXP

获取价格

74LV08 - Quad 2-input AND gate SSOP1 14-Pin
74LV08DB-T ETC

获取价格

Quad 2-input AND Gate
74LV08D-Q100 NEXPERIA

获取价格

Quad 2-input AND gate
74LV08D-T ETC

获取价格

Quad 2-input AND Gate
74LV08N NXP

获取价格

Quad 2-input AND gate