74HC137

更新时间： 2024-09-14 21:56:23

品牌	Logo	应用领域
恩智浦 - NXP		解复用器锁存器
页数	文件大小	规格书
19页	105K
描述
3-to-8 line decoder/demultiplexer with address latches; inverting

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74HC137 数据手册

74HC137

3-to-8 line decoder, demultiplexer with address latches;

inverting

Rev. 03 — 11 November 2004

Product data sheet

1. General description

The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low power

Schottky TTL (LSTTL). The 74HC137 is speciﬁed in compliance with JEDEC

standard no. 7A.

The 74HC137 is a 3-to-8 line decoder, demultiplexer with latches at the three address

inputs (An). The 74HC137 essentially combines the 3-to-8 decoder function with a 3-bit

storage latch. When the latch is enabled (LE = LOW), the 74HC137 acts as a 3-to-8 active

LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present

at the inputs before this transition, is stored in the latches. Further address changes are

ignored as long as LE remains HIGH.

The output enable input (E1 and E2) controls the state of the outputs independent of the

address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH.

The 74HC137 is ideally suited for implementing non-overlapping decoders in 3-state

systems and strobed (stored address) applications in bus oriented systems.

2. Features

■ Combines 3-to-8 decoder with 3-bit latch

■ Multiple input enable for easy expansion or independent controls

■ Active LOW mutually exclusive outputs

■ Low-power dissipation

■ Complies with JEDEC standard no. 7A

■ ESD protection:

◆ HBM EIA/JESD22-A114-B exceeds 2000 V

◆ MM EIA/JESD22-A115-A exceeds 200 V.

■ Multiple package options

■ Speciﬁed from −40 °C to +80 °C and from −40 °C to +125 °C.

12 3 4 5 6 7...19

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74HC137_1	NXP	获取价格	3-to-8 line decoder/demultiplexer with address latches; inverting
74HC137D	NXP	获取价格	3-to-8 line decoder, demultiplexer with address latches inverting
74HC137D	NEXPERIA	获取价格	3-to-8 line decoder, demultiplexer with address latches; invertingProduction
74HC137DB	NXP	获取价格	3-to-8 line decoder, demultiplexer with address latches inverting
74HC137D-T	ETC	获取价格	3-To-8-Line Demultiplexer
74HC137N	NXP	获取价格	3-to-8 line decoder, demultiplexer with address latches inverting
74HC137N,652	NXP	获取价格	74HC137N
74HC137PW	NEXPERIA	获取价格	3-to-8 line decoder, demultiplexer with address latches; invertingProduction
74HC138	NXP	获取价格	3-to-8 line decoder/demultiplexer; inverting
74HC138	ONSEMI	获取价格	1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS