5秒后页面跳转
74HC138BQ,115 PDF预览

74HC138BQ,115

更新时间: 2024-11-02 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动逻辑集成电路
页数 文件大小 规格书
19页 148K
描述
74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting QFN 16-Pin

74HC138BQ,115 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFN包装说明:HVQCCN, LCC16,.1X.14,20
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:8.09
系列:HC/UH输入调节:STANDARD
JESD-30 代码:R-PQCC-N16JESD-609代码:e4
长度:3.5 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC16,.1X.14,20封装形状:RECTANGULAR
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/6 V
Prop。Delay @ Nom-Sup:45 ns传播延迟(tpd):225 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:2.5 mmBase Number Matches:1

74HC138BQ,115 数据手册

 浏览型号74HC138BQ,115的Datasheet PDF文件第2页浏览型号74HC138BQ,115的Datasheet PDF文件第3页浏览型号74HC138BQ,115的Datasheet PDF文件第4页浏览型号74HC138BQ,115的Datasheet PDF文件第5页浏览型号74HC138BQ,115的Datasheet PDF文件第6页浏览型号74HC138BQ,115的Datasheet PDF文件第7页 
74HC138; 74HCT138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 4 — 27 June 2012  
Product data sheet  
1. General description  
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL).  
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1  
and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7).  
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and  
one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH.  
This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138  
to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one  
inverter.  
The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of  
the active LOW enable inputs as the data input and the remaining enable inputs as  
strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or  
LOW-state.  
The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting  
outputs.  
2. Features and benefits  
Demultiplexing capability  
Multiple input enable for easy expansion  
Complies with JEDEC standard no. 7A  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM EIA/JESD22-A114F exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74HC138BQ,115相关器件

型号 品牌 获取价格 描述 数据表
74HC138BQ-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138BQ-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138BQ-Q100,115 NXP

获取价格

74HC(T)138-Q100 - 3-to-8 line decoder/demultiplexer; inverting QFN 16-Pin
74HC138D NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138D NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138D TOSHIBA

获取价格

3-to-8 Line Decoder, SOIC16
74HC138D,652 NXP

获取价格

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin
74HC138D,653 NXP

获取价格

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin
74HC138DB NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138D-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction