5秒后页面跳转
74HC138D,653 PDF预览

74HC138D,653

更新时间: 2024-11-06 21:12:15
品牌 Logo 应用领域
恩智浦 - NXP PC驱动输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
23页 119K
描述
74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin

74HC138D,653 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SOP包装说明:3.90 MM, PLASTIC, MS-012, SOT-109-1, SOP-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:2.81
其他特性:3 ENABLE INPUTS系列:HC/UH
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:45 ns
传播延迟(tpd):225 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Decoder/Drivers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

74HC138D,653 数据手册

 浏览型号74HC138D,653的Datasheet PDF文件第2页浏览型号74HC138D,653的Datasheet PDF文件第3页浏览型号74HC138D,653的Datasheet PDF文件第4页浏览型号74HC138D,653的Datasheet PDF文件第5页浏览型号74HC138D,653的Datasheet PDF文件第6页浏览型号74HC138D,653的Datasheet PDF文件第7页 
74HC138; 74HCT138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 03 — 23 December 2005  
Product data sheet  
1. General description  
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL).  
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1  
and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7).  
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and  
one active HIGH (E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is  
HIGH.  
This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138  
to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one  
inverter.  
The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of  
the active LOW enable inputs as the data input and the remaining enable inputs as  
strobes. Not used enable inputs must be permanently tied to their appropriate active  
HIGH- or LOW-state.  
The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting  
outputs.  
2. Features  
Demultiplexing capability  
Multiple input enable for easy expansion  
Complies with JEDEC standard no. 7A  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM EIA/JESD22-A114-C exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

74HC138D,653 替代型号

型号 品牌 替代类型 描述 数据表
74HC138D,652 NXP

完全替代

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin
74HC138D NXP

完全替代

3-to-8 line decoder/demultiplexer; inverting

与74HC138D,653相关器件

型号 品牌 获取价格 描述 数据表
74HC138DB NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138D-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138D-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138DR2G ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138D-T NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT
74HC138DTR2G ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138N NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
74HC138PW NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138PW NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction