5秒后页面跳转
74HC138DR2G PDF预览

74HC138DR2G

更新时间: 2024-11-02 08:03:39
品牌 Logo 应用领域
安森美 - ONSEMI 解码器驱动器解复用器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 136K
描述
1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS

74HC138DR2G 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:6.71Is Samacsys:N
系列:HC/UH输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/6 V
Prop。Delay @ Nom-Sup:41 ns传播延迟(tpd):205 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

74HC138DR2G 数据手册

 浏览型号74HC138DR2G的Datasheet PDF文件第2页浏览型号74HC138DR2G的Datasheet PDF文件第3页浏览型号74HC138DR2G的Datasheet PDF文件第4页浏览型号74HC138DR2G的Datasheet PDF文件第5页浏览型号74HC138DR2G的Datasheet PDF文件第6页浏览型号74HC138DR2G的Datasheet PDF文件第7页 
74HC138  
1−of−8 Decoder/  
Demultiplexer  
HighPerformance SiliconGate CMOS  
The 74HC138 is identical in pinout to the LS138. The device inputs  
are compatible with standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
http://onsemi.com  
The HC138 decodes a threebit Address to oneofeight activelow  
outputs. This device features three Chip Select inputs, two activelow  
and one activehigh to facilitate the demultiplexing, cascading, and  
chipselecting functions. The demultiplexing function is  
accomplished by using the Address inputs to select the desired device  
output; one of the Chip Selects is used as a data input while the other  
Chip Selects are held in their active states.  
MARKING  
DIAGRAMS  
16  
1
SOIC16  
D SUFFIX  
CASE 751B  
HC138G  
AWLYWW  
16  
1
Features  
16  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
TSSOP16  
DT SUFFIX  
CASE 948F  
HC  
138  
16  
ALYW G  
1
G
Low Input Current: 1.0 mA  
1
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC  
Standard No. 7A  
ESD Performance: HBM > 2000 V; Machine Model > 200 V  
Chip Complexity: 100 FETs or 29 Equivalent Gates  
These are PbFree Devices  
HC138 = Device Code  
A
L, WL  
Y
= Assembly Location  
= Wafer Lot  
= Year  
W, WW = Work Week  
G or G  
= PbFree Package  
(Note: Microdot may be in either location)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 2 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
March, 2007 Rev. 1  
74HC138/D  

74HC138DR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC138ADR2G ONSEMI

完全替代

1−of−8 Decoder/ Demultiplexer
MM74HC138MX ONSEMI

类似代替

3-8 线路解码器
SN74HC138D TI

功能相似

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与74HC138DR2G相关器件

型号 品牌 获取价格 描述 数据表
74HC138D-T NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT
74HC138DTR2G ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138N NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
74HC138PW NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138PW NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138PW-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138PW-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138S16 DIODES

获取价格

3 TO 8 LINE DECODER DEMULTIPLEXER