5秒后页面跳转
74HC138_12 PDF预览

74HC138_12

更新时间: 2024-11-02 12:26:07
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 211K
描述
3-to-8 line decoder/demultiplexer; inverting

74HC138_12 数据手册

 浏览型号74HC138_12的Datasheet PDF文件第2页浏览型号74HC138_12的Datasheet PDF文件第3页浏览型号74HC138_12的Datasheet PDF文件第4页浏览型号74HC138_12的Datasheet PDF文件第5页浏览型号74HC138_12的Datasheet PDF文件第6页浏览型号74HC138_12的Datasheet PDF文件第7页 
74HC138; 74HCT138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 4 — 27 June 2012  
Product data sheet  
1. General description  
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL).  
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1  
and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7).  
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and  
one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH.  
This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138  
to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one  
inverter.  
The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of  
the active LOW enable inputs as the data input and the remaining enable inputs as  
strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or  
LOW-state.  
The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting  
outputs.  
2. Features and benefits  
Demultiplexing capability  
Multiple input enable for easy expansion  
Complies with JEDEC standard no. 7A  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM EIA/JESD22-A114F exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  

与74HC138_12相关器件

型号 品牌 获取价格 描述 数据表
74HC138BQ NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138BQ NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138BQ,115 NXP

获取价格

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting QFN 16-Pin
74HC138BQ-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138BQ-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138BQ-Q100,115 NXP

获取价格

74HC(T)138-Q100 - 3-to-8 line decoder/demultiplexer; inverting QFN 16-Pin
74HC138D NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138D NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138D TOSHIBA

获取价格

3-to-8 Line Decoder, SOIC16
74HC138D,652 NXP

获取价格

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin