74HC138DB,118 PDF预览

74HC138DB,118

更新时间: 2025-09-21 19:23:35
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 272K
描述
元器件封装:16-SSOP;

74HC138DB,118 技术参数

是否Rohs认证: 符合生命周期:Not Recommended
零件包装代码:SSOP1包装说明:SSOP,
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:0.51
其他特性:3 ENABLE INPUTS系列:HC/UH
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:6.2 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):225 ns
认证状态:Not Qualified座面最大高度:2 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

74HC138DB,118 数据手册

 浏览型号74HC138DB,118的Datasheet PDF文件第2页浏览型号74HC138DB,118的Datasheet PDF文件第3页浏览型号74HC138DB,118的Datasheet PDF文件第4页浏览型号74HC138DB,118的Datasheet PDF文件第5页浏览型号74HC138DB,118的Datasheet PDF文件第6页浏览型号74HC138DB,118的Datasheet PDF文件第7页 
74HC138; 74HCT138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 8 — 7 April 2020  
Product data sheet  
1. General description  
The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to  
eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and  
E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable  
function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '138 ICs  
and one inverter. The '138 can be used as an eight output demultiplexer by using one of the active  
LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs include  
clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in  
excess of VCC  
.
2. Features and benefits  
Complies with JEDEC standard no. 7A  
Input levels:  
For 74HC138: CMOS level  
For 74HCT138: TTL level  
Demultiplexing capability  
Multiple input enable for easy expansion  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC138D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74HCT138D  
74HC138DB  
74HCT138DB  
74HC138PW  
74HCT138PW  
74HC138BQ  
74HCT138BQ  
SSOP16  
TSSOP16  
plastic shrink small outline package; 16 leads;  
body width 5.3 mm  
SOT338-1  
SOT403-1  
SOT763-1  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
DHVQFN16 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 16 terminals;  
body 2.5 × 3.5 × 0.85 mm  
 
 
 

74HC138DB,118 替代型号

型号 品牌 替代类型 描述 数据表
74HC137D NEXPERIA

功能相似

3-to-8 line decoder, demultiplexer with address latches; invertingProduction

与74HC138DB,118相关器件

型号 品牌 获取价格 描述 数据表
74HC138DR2G ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138DTR2G ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138M/TR HGSEMI

获取价格

74HC138N NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138N,652 NXP

获取价格

电流 - 输出高、低:5.2mA;最小工作电压(V):2V;最大工作电压(V):6V;最大
74HC138NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
74HC138PW NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138PW NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HC138PW-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138PW-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction