5秒后页面跳转
74HC137D PDF预览

74HC137D

更新时间: 2024-11-03 11:14:51
品牌 Logo 应用领域
安世 - NEXPERIA 驱动双倍数据速率光电二极管逻辑集成电路
页数 文件大小 规格书
16页 269K
描述
3-to-8 line decoder, demultiplexer with address latches; invertingProduction

74HC137D 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP,Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:2.24其他特性:ADDRESS LATCHES
系列:HC/UH输入调节:LATCHED
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:OTHER DECODER/DRIVER
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260传播延迟(tpd):285 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74HC137D 数据手册

 浏览型号74HC137D的Datasheet PDF文件第2页浏览型号74HC137D的Datasheet PDF文件第3页浏览型号74HC137D的Datasheet PDF文件第4页浏览型号74HC137D的Datasheet PDF文件第5页浏览型号74HC137D的Datasheet PDF文件第6页浏览型号74HC137D的Datasheet PDF文件第7页 
74HC137  
3-to-8 line decoder, demultiplexer with address latches;  
inverting  
Rev. 5 — 4 August 2021  
Product data sheet  
1. General description  
The 74HC137 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually  
exclusive outputs (Y0 to Y7). The device features a latch enable (LE) and two output enable (E1,  
E2) inputs. A LOW on LE causes the device to act as an active LOW decoder. A LOW-to HIGH  
transition on LE stores the data that was present before the transition in the latches. Further  
address changes are ignored as long as LE remains HIGH.  
The output enable inputs control the state of the outputs independently of the address inputs or  
latch operation. All outputs will be HIGH unless E1 is LOW and E2 is HIGH.  
Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to  
voltages in excess of VCC  
.
2. Features and benefits  
Combines 3-to-8 decoder with 3-bit latch  
Multiple input enable for easy expansion or independent controls  
Active LOW mutually exclusive outputs  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +80 °C and from -40 °C to +125 °C.  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range  
-40 °C to +125 °C  
Name  
Description  
Version  
74HC137D  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74HC137DB  
74HC137PW  
-40 °C to +125 °C  
-40 °C to +125 °C  
SSOP16  
plastic shrink small outline package; 16 leads;  
body width 5.3 mm  
SOT338-1  
SOT403-1  
TSSOP16  
plastic thin shrink small outline package;  
16 leads; body width 4.4 mm  
 
 
 

74HC137D 替代型号

型号 品牌 替代类型 描述 数据表
74HCT138D NEXPERIA

功能相似

3-to-8 line decoder/demultiplexer; invertingProduction

与74HC137D相关器件

型号 品牌 获取价格 描述 数据表
74HC137DB NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches inverting
74HC137D-T ETC

获取价格

3-To-8-Line Demultiplexer
74HC137N NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches inverting
74HC137N,652 NXP

获取价格

74HC137N
74HC137PW NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches; invertingProduction
74HC138 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HC138 ONSEMI

获取价格

1−of−8 Decoder/ Demultiplexer High−Performance Silicon−Gate CMOS
74HC138 DIODES

获取价格

3 TO 8 LINE DECODER DEMULTIPLEXER
74HC138 HGSEMI

获取价格

高速 CMOS 反相输出的 8 位译码器
74HC138_12 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting