5秒后页面跳转
EDE5108AHBG-8G-E PDF预览

EDE5108AHBG-8G-E

更新时间: 2024-09-19 12:20:55
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
75页 788K
描述
512M bits DDR2 SDRAM

EDE5108AHBG-8G-E 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:TFBGA,针数:60
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.28风险等级:5.3
访问模式:FOUR BANK PAGE BURST最长访问时间:0.4 ns
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-PBGA-B60
长度:10.5 mm内存密度:536870912 bit
内存集成电路类型:DDR DRAM内存宽度:8
功能数量:1端口数量:1
端子数量:60字数:67108864 words
字数代码:64000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:
组织:64MX8封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH认证状态:Not Qualified
座面最大高度:1.2 mm自我刷新:YES
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM宽度:10 mm

EDE5108AHBG-8G-E 数据手册

 浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第2页浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第3页浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第4页浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第5页浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第6页浏览型号EDE5108AHBG-8G-E的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
512M bits DDR2 SDRAM  
EDE5108AHBG (64M words × 8 bits)  
EDE5116AHBG (32M words × 16 bits)  
Features  
Specifications  
Density: 512M bits  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
16M words × 8 bits × 4 banks (EDE5108AHBG)  
8M words × 16 bits × 4 banks (EDE5116AHBG)  
Package  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
60-ball FBGA (EDE5108AHBG)  
84-ball FBGA (EDE5116AHBG)  
Lead-free (RoHS compliant)  
Power supply: VDD, VDDQ = 1.8V ± 0.1V  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
Data rate: 800Mbps/667Mbps/533Mbps/400Mbps  
transitions  
(max.)  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
1KB page size (EDE5108AHBG)  
Row address: A0 to A13  
Column address: A0 to A9  
2KB page size (EDE5116AHBG)  
Row address: A0 to A12  
Column address: A0 to A9  
Four internal banks for concurrent operation  
Interface: SSTL_18  
Data mask (DM) for write data  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
Burst lengths (BL): 4, 8  
Burst type (BT):  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation  
Sequential (4, 8)  
Interleave (4, 8)  
/CAS Latency (CL): 3, 4, 5, 6  
Precharge: auto precharge option for each burst  
access  
Driver strength: normal/weak  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E0933E30 (Ver. 3.0)  
Date Published September 2006 (K) Japan  
This product became EOL in June, 2010.  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2006  

与EDE5108AHBG-8G-E相关器件

型号 品牌 获取价格 描述 数据表
EDE5108AHSE ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AHSE-4A-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AHSE-5C-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AHSE-6E-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AHSE-8E-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AHSE-8G-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AJBG ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AJBG-1J ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AJBG-1J-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AJBG-6E-E ELPIDA

获取价格

512M bits DDR2 SDRAM