是否Rohs认证: | 符合 | 生命周期: | Obsolete |
包装说明: | SOP, SOP16,.3 | Reach Compliance Code: | compliant |
风险等级: | 5.84 | JESD-30 代码: | R-PDSO-G16 |
逻辑集成电路类型: | J-K FLIP-FLOP | 最大频率@ Nom-Sup: | 80000000 Hz |
最大I(ol): | 0.02 A | 功能数量: | 2 |
端子数量: | 16 | 最高工作温度: | 70 °C |
最低工作温度: | 封装主体材料: | PLASTIC/EPOXY | |
封装代码: | SOP | 封装等效代码: | SOP16,.3 |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE |
包装方法: | TAPE AND REEL | 电源: | 5 V |
最大电源电流(ICC): | 19 mA | 认证状态: | Not Qualified |
子类别: | FF/Latches | 标称供电电压 (Vsup): | 5 V |
表面贴装: | YES | 技术: | TTL |
温度等级: | COMMERCIAL | 端子形式: | GULL WING |
端子节距: | 1.27 mm | 端子位置: | DUAL |
触发器类型: | NEGATIVE EDGE | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74F112SPC | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F112SPCQR | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F112VCQR | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F113 | FAIRCHILD |
获取价格 |
Dual JK Negative Edge-Triggered Flip-Flop | |
74F113 | NXP |
获取价格 |
Dual J-K negative edge-triggered flip-flops without reset | |
74F113D | YAGEO |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F113DC | FAIRCHILD |
获取价格 |
暂无描述 | |
74F113DCQM | FAIRCHILD |
获取价格 |
J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP14, | |
74F113DCQR | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F113D-T | YAGEO |
获取价格 |
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output |