是否无铅: | 不含铅 | 是否Rohs认证: | 符合 |
生命周期: | Transferred | 零件包装代码: | SOT-363 |
包装说明: | PLASTIC, SOT-363, SC-88, 6 PIN | 针数: | 6 |
Reach Compliance Code: | compliant | HTS代码: | 8542.39.00.01 |
风险等级: | 5.39 | 其他特性: | WITH DIRECTION CONTROL |
控制类型: | COMMON CONTROL | 计数方向: | BIDIRECTIONAL |
系列: | AUP/ULP/V | JESD-30 代码: | R-PDSO-G6 |
JESD-609代码: | e3 | 长度: | 2 mm |
负载电容(CL): | 30 pF | 逻辑集成电路类型: | BUS TRANSCEIVER |
最大I(ol): | 0.0017 A | 湿度敏感等级: | 1 |
位数: | 1 | 功能数量: | 1 |
端口数量: | 2 | 端子数量: | 6 |
最高工作温度: | 125 °C | 最低工作温度: | -40 °C |
输出特性: | 3-STATE | 输出极性: | TRUE |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | TSSOP |
封装等效代码: | TSSOP6,.08 | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH | 包装方法: | TAPE AND REEL |
峰值回流温度(摄氏度): | 260 | 电源: | 1.2/3.3 V |
Prop。Delay @ Nom-Sup: | 40.5 ns | 传播延迟(tpd): | 40.5 ns |
认证状态: | Not Qualified | 座面最大高度: | 1.1 mm |
子类别: | Bus Driver/Transceivers | 最大供电电压 (Vsup): | 3.6 V |
最小供电电压 (Vsup): | 1.1 V | 标称供电电压 (Vsup): | 1.4 V |
表面贴装: | YES | 技术: | CMOS |
温度等级: | AUTOMOTIVE | 端子面层: | Tin (Sn) |
端子形式: | GULL WING | 端子节距: | 0.65 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 30 |
翻译: | 1.5/3.3V &1.5/3.3V | 宽度: | 1.25 mm |
Base Number Matches: | 1 |
型号 | 品牌 | 替代类型 | 描述 | 数据表 |
74AUP1T45GF | NXP |
完全替代 |
Low-power dual supply translating transceiver; 3-state | |
74AUP1T45GW,125 | NXP |
功能相似 |
74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74AUP1T45GW,125 | NXP |
获取价格 |
74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin | |
74AUP1T50GW | NEXPERIA |
获取价格 |
Low-power buffer with voltage-level translatorProduction | |
74AUP1T50GX | NEXPERIA |
获取价格 |
Low-power buffer with voltage-level translatorProduction | |
74AUP1T57 | NXP |
获取价格 |
Low-power configurable gate with voltage-level translator | |
74AUP1T57GF | NXP |
获取价格 |
Low-power configurable gate with voltage-level translator | |
74AUP1T57GM | NXP |
获取价格 |
Low-power configurable gate with voltage-level translator | |
74AUP1T57GM | NEXPERIA |
获取价格 |
Low-power configurable gate with voltage-level translatorProduction | |
74AUP1T57GM,115 | NXP |
获取价格 |
74AUP1T57 - Low-power configurable gate with voltage-level translator SON 6-Pin | |
74AUP1T57GM-H | NXP |
获取价格 |
IC,LOGIC GATE,2-IN MULTI-FUNC,CMOS,LLCC,6PIN,PLASTIC | |
74AUP1T57GN | NXP |
获取价格 |
IC AUP/ULP/V SERIES, 3-INPUT MAJORITY LOGIC GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT- |