5秒后页面跳转
74AUP1T45GW PDF预览

74AUP1T45GW

更新时间: 2024-02-23 14:57:32
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
33页 167K
描述
Low-power dual supply translating transceiver; 3-state

74AUP1T45GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
风险等级:5.63其他特性:WITH DIRECTION CONTROL
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
逻辑集成电路类型:BUS TRANSCEIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):40.5 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.1 V标称供电电压 (Vsup):1.4 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1T45GW 数据手册

 浏览型号74AUP1T45GW的Datasheet PDF文件第1页浏览型号74AUP1T45GW的Datasheet PDF文件第2页浏览型号74AUP1T45GW的Datasheet PDF文件第4页浏览型号74AUP1T45GW的Datasheet PDF文件第5页浏览型号74AUP1T45GW的Datasheet PDF文件第6页浏览型号74AUP1T45GW的Datasheet PDF文件第7页 
74AUP1T45  
NXP Semiconductors  
Low-power dual supply translating transceiver; 3-state  
6. Pinning information  
6.1 Pinning  
74AUP1T45  
74AUP1T45  
V
1
2
3
6
5
4
V
CC(B)  
CC(A)  
GND  
74AUP1T45  
1
2
3
6
5
4
V
V
CC(B)  
V
1
2
3
6
5
4
V
CC(B)  
CC(A)  
GND  
CC(A)  
GND  
DIR  
B
DIR  
B
DIR  
B
A
A
A
001aae965  
001aae966  
Transparent top view  
Transparent top view  
001aae964  
Fig 3. Pin configuration SOT363  
(SC-88)  
Fig 4. Pin configuration SOT886  
(XSON6)  
Fig 5. Pin configuration SOT891  
(XSON6)  
6.2 Pin description  
Table 3.  
Symbol  
VCC(A)  
GND  
A
Pin description  
Pin  
Description  
1
2
3
4
5
6
supply voltage port A  
ground (0 V)  
data input or output A  
data input or output B  
direction control DIR  
supply voltage port B  
B
DIR  
VCC(B)  
7. Functional description  
Table 4.  
Function table[1]  
Supply voltage  
VCC(A), VCC(B)  
1.1 V to 3.6 V  
1.1 V to 3.6 V  
GND  
Input[2]  
Input/output[3]  
DIR  
L
A
B
A = B  
input  
H
input  
B = A  
X
suspend mode  
suspend mode  
[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don’t care.  
[2] The DIR input circuit is referenced to VCC(A)  
.
[3] The input circuit of the data I/Os are always active.  
74AUP1T45_1  
© NXP B.V. 2006. All rights reserved.  
Product data sheet  
Rev. 01 — 18 October 2006  
3 of 33  

74AUP1T45GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1T45GF NXP

完全替代

Low-power dual supply translating transceiver; 3-state
74AUP1T45GW,125 NXP

功能相似

74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin

与74AUP1T45GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1T45GW,125 NXP

获取价格

74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin
74AUP1T50GW NEXPERIA

获取价格

Low-power buffer with voltage-level translatorProduction
74AUP1T50GX NEXPERIA

获取价格

Low-power buffer with voltage-level translatorProduction
74AUP1T57 NXP

获取价格

Low-power configurable gate with voltage-level translator
74AUP1T57GF NXP

获取价格

Low-power configurable gate with voltage-level translator
74AUP1T57GM NXP

获取价格

Low-power configurable gate with voltage-level translator
74AUP1T57GM NEXPERIA

获取价格

Low-power configurable gate with voltage-level translatorProduction
74AUP1T57GM,115 NXP

获取价格

74AUP1T57 - Low-power configurable gate with voltage-level translator SON 6-Pin
74AUP1T57GM-H NXP

获取价格

IC,LOGIC GATE,2-IN MULTI-FUNC,CMOS,LLCC,6PIN,PLASTIC
74AUP1T57GN NXP

获取价格

IC AUP/ULP/V SERIES, 3-INPUT MAJORITY LOGIC GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-