5秒后页面跳转
74AUP1T45GW,125 PDF预览

74AUP1T45GW,125

更新时间: 2024-02-03 12:30:40
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管逻辑集成电路
页数 文件大小 规格书
36页 304K
描述
74AUP1T45 - Low-power dual supply translating transceiver; 3-state TSSOP 6-Pin

74AUP1T45GW,125 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP包装说明:PLASTIC, SOT363, SC-88, 6 PIN
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.55
Is Samacsys:N其他特性:WITH DIRECTION CONTROL
控制类型:COMMON CONTROL计数方向:BIDIRECTIONAL
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
负载电容(CL):30 pF逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.0017 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:40.5 ns传播延迟(tpd):40.5 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.1 V标称供电电压 (Vsup):1.4 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
翻译:1.5/3.3V &1.5/3.3V宽度:1.25 mm
Base Number Matches:1

74AUP1T45GW,125 数据手册

 浏览型号74AUP1T45GW,125的Datasheet PDF文件第2页浏览型号74AUP1T45GW,125的Datasheet PDF文件第3页浏览型号74AUP1T45GW,125的Datasheet PDF文件第4页浏览型号74AUP1T45GW,125的Datasheet PDF文件第5页浏览型号74AUP1T45GW,125的Datasheet PDF文件第6页浏览型号74AUP1T45GW,125的Datasheet PDF文件第7页 
74AUP1T45  
Low-power dual supply translating transceiver; 3-state  
Rev. 5 — 9 August 2012  
Product data sheet  
1. General description  
The 74AUP1T45 is a single bit transceiver featuring two data input-outputs (A and B), a  
direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)) which enable  
bidirectional level translation. Both VCC(A) and VCC(B) can be supplied at any voltage  
between 1.1 V and 3.6 V making the device suitable for interfacing between any of the low  
voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to  
V
CC(A) and pin B is referenced to VCC(B). A HIGH on DIR allows transmission from A to B  
and a LOW on DIR allows transmission from B to A.  
Schmitt trigger action on all inputs makes the circuit tolerant of slower input rise and fall  
times across the entire VCC(A) and VCC(B) ranges. The device ensures low static and  
dynamic power consumption and is fully specified for partial power-down applications  
using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow  
current through the device when it is powered down. In suspend mode when either VCC(A)  
or VCC(B) are at GND, both A and B are in the high-impedance OFF-state.  
2. Features and benefits  
Wide supply voltage range:  
VCC(A): 1.1 V to 3.6 V  
VCC(B): 1.1 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Low static power consumption; ICC = 0.9 A (maximum)  
Suspend mode  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial power-down mode operation  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74AUP1T45GW,125相关器件

型号 品牌 描述 获取价格 数据表
74AUP1T50GW NEXPERIA Low-power buffer with voltage-level translatorProduction

获取价格

74AUP1T50GX NEXPERIA Low-power buffer with voltage-level translatorProduction

获取价格

74AUP1T57 NXP Low-power configurable gate with voltage-level translator

获取价格

74AUP1T57GF NXP Low-power configurable gate with voltage-level translator

获取价格

74AUP1T57GM NXP Low-power configurable gate with voltage-level translator

获取价格

74AUP1T57GM NEXPERIA Low-power configurable gate with voltage-level translatorProduction

获取价格