5秒后页面跳转
捷配首页

Datasheet > SN74LVC2G74-Q1_15
SN74LVC2G74-Q1_15 PDF预览

SN74LVC2G74-Q1_15

更新时间： 2024-11-05 02:58:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
10页 154K
描述
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

SN74LVC2G74-Q1_15 数据手册

 浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第2页浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第3页浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第4页浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第5页浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第6页浏览型号SN74LVC2G74-Q1_15的Datasheet PDF文件第7页 
SN74LVC2G74-Q1  
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
www.ti.com  
SCES563B–MARCH 2004–REVISED AUGUST 2006  
FEATURES  
•
Qualification in Accordance With  
AEC-Q100  
•
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
(1)  
•
•
Qualified for Automotive Applications  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Customer-Specific Configuration Control Can  
Be Supported Along With Major-Change  
Approval  
– 1000-V Charged-Device Model (C101)  
•
•
•
•
•
•
Supports 5-V VCC Operation  
DCU PACKAGE  
(TOP VIEW)  
Inputs Accept Voltages to 5.5 V  
Max tpd of 6.9 ns at 3.3 V  
VCC  
PRE  
CLR  
Q
1
2
3
4
8
7
6
5
CLK  
D
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
Q
Typical VOLP (Output Ground Bounce) <0.8 V  
GND  
at VCC = 3.3 V, TA = 25°C  
•
•
Typical VOHV (Output VOH Undershoot) >2 V at  
VCC = 3.3 V, TA = 25°C  
Ioff Supports Partial-Power-Down Mode  
Operation  
(1) Contact factory for details. Q100 qualification data available  
on request.  
DESCRIPTION/ORDERING INFORMATION  
This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.  
A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the  
other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time  
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs  
at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval,  
data at the D input can be changed without affecting the levels at the outputs.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
C74_  
–40°C to 125°C  
VSSOP – DCU Reel of 3000  
SN74LVC2G74QDCURQ1  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...10

中文翻译

下载PDF

与SN74LVC2G74-Q1_15相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G74QDCURQ1 TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74YEAR TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74YEPR TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74YZAR TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74YZPR TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G79 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G79_08 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G79DCTR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G79DCTRE4 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G79DCUR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

与SN74LVC2G74-Q1_15相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证