5秒后页面跳转
SN74LVC2G80DCTR PDF预览

SN74LVC2G80DCTR

更新时间: 2024-01-21 00:53:33
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
13页 276K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SN74LVC2G80DCTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:LSSOP, SSOP8,.16针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.43
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:2.95 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:160000000 Hz最大I(ol):0.032 A
湿度敏感等级:1位数:1
功能数量:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:SSOP8,.16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.005 mA
Prop。Delay @ Nom-Sup:5.2 ns传播延迟(tpd):13.9 ns
认证状态:Not Qualified座面最大高度:1.3 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:2.8 mm
最小 fmax:160 MHzBase Number Matches:1

SN74LVC2G80DCTR 数据手册

 浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第2页浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第3页浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第4页浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第5页浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第6页浏览型号SN74LVC2G80DCTR的Datasheet PDF文件第7页 
SN74LVC2G80  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
www.ti.com  
SCES309CDECEMBER 2001REVISED JUNE 2005  
FEATURES  
DCT OR DCU PACKAGE  
(TOP VIEW)  
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
Supports 5-V VCC Operation  
1CLK  
1D  
2Q  
GND  
V
CC  
1
2
3
4
8
7
6
5
1Q  
2D  
2CLK  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.2 ns at 3.3 V  
Low Power Consumption, 10-µA Max ICC  
Typical VOLP (Output Ground Bounce)  
< 0.8 V at VCC = 3.3 V, TA = 25°C  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
Typical VOHV (Output VOH Undershoot)  
> 2 V at VCC = 3.3 V, TA = 25°C  
4
3
2
1
5
6
7
8
GND  
2Q  
2CLK  
2D  
Ioff Feature Supports Partial-Power-Down  
Mode Operation  
1D  
1CLK  
1Q  
V
Latch-Up Performance Exceeds 100 mA  
Per JESD 78, Class II  
CC  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This dual positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.  
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the  
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the  
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting  
the levels at the outputs.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC2G80YEPR  
Tape and reel  
_ _ _CX_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74LVC2G80YZPR  
–40°C to 85°C  
SSOP – DCT  
Tape and reel SN74LVC2G80DCTR  
Tape and reel SN74LVC2G80DCUR  
C80_ _ _  
C80_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2001–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74LVC2G80DCTR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G80DCTRG4 TI

完全替代

双路正边沿触发式 D 型触发器 | DCT | 8 | -40 to 125
SN74LVC2G79DCTRE4 TI

类似代替

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G79DCTR TI

类似代替

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

与SN74LVC2G80DCTR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G80DCTRE4 TI

获取价格

LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, INVERTED OUTPUT, PDSO8, GREEN,
SN74LVC2G80DCTRG4 TI

获取价格

双路正边沿触发式 D 型触发器 | DCT | 8 | -40 to 125
SN74LVC2G80DCUR TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80DCURE4 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80DCURG4 TI

获取价格

双路正边沿触发式 D 型触发器 | DCU | 8 | -40 to 125
SN74LVC2G80YEPR TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80YZPR TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G86 TI

获取价格

DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCTR TI

获取价格

DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCTRE4 TI

获取价格

Dual 2-Input Exclusive-Or Gate 8-SM8 -40 to 85