5秒后页面跳转
捷配首页

Datasheet > SN74LVC2G86DCUTG4
SN74LVC2G86DCUTG4 PDF预览

SN74LVC2G86DCUTG4

更新时间： 2024-09-13 21:17:19
品牌 Logo 应用领域
德州仪器 - TI 栅输入元件光电二极管逻辑集成电路石英晶振触发器
页数 文件大小 规格书
15页 618K
描述
LVC/LCX/Z SERIES, DUAL 2-INPUT XOR GATE, PDSO8, GREEN, PLASTIC, VSSOP-8

阅读下载

中文翻译

获取价格

SN74LVC2G86DCUTG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：VSSOP, TSSOP8,.12,20针数：8
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.26系列：LVC/LCX/Z
JESD-30 代码：R-PDSO-G8JESD-609代码：e4
长度：2.3 mm负载电容（CL）：50 pF
逻辑集成电路类型：XOR GATE最大I（ol）：0.024 A
湿度敏感等级：1功能数量：2
输入次数：2端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：VSSOP
封装等效代码：TSSOP8,.12,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：4.7 ns传播延迟（tpd）：9.9 ns
认证状态：Not Qualified施密特触发器：NO
座面最大高度：0.9 mm子类别：Gates
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：2 mm
Base Number Matches：1

SN74LVC2G86DCUTG4 数据手册

 浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第2页浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第3页浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第4页浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第5页浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第6页浏览型号SN74LVC2G86DCUTG4的Datasheet PDF文件第7页 
SN74LVC2G86  
DUAL 2-INPUT EXCLUSIVE-OR GATE  
www.ti.com  
SCES360H–AUGUST 2001–REVISED FEBRUARY 2007  
FEATURES  
•
Available in the Texas Instruments  
NanoFree™ Package  
•
•
•
•
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
•
•
•
•
•
•
Supports 5-V VCC Operation  
Ioff Supports Partial-Power-Down Mode  
Operation  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.7 ns at 3.3 V  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
ESD Protection Exceeds JESD 22  
–
–
–
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
1000-V Charged-Device Model (C101)  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
YZP PACKAGE  
(BOTTOM VIEW)  
4 5  
2A  
2B  
1Y  
GND  
2Y  
1B  
1A  
1B  
2Y  
V
CC  
1
2
3
4
8
7
6
5
3 6  
1
2
8
7
1A  
1B  
V
CC  
1Y  
2B  
2A  
2
7
1A  
1 8  
V
CC  
1Y  
2B  
2A  
GND  
3
4
6
5
2Y  
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This dual 2-input exclusive-OR gate is designed for 1.65-V to 5.5-V VCC operation.  
The SN74LVC2G86 performs the Boolean function Y = A B or Y = AB + AB in positive logic.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
A common application is as a true/complement element. If the input is low, the other input is reproduced in true  
form at the output. If the input is high, the signal on the other input is reproduced inverted at the output.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
_ _ _CH_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SSOP – DCT  
Reel of 3000 SN74LVC2G86YZPR  
Reel of 3000 SN74LVC2G86DCTR  
Reel of 3000 SN74LVC2G86DCUR  
C86_ _ _  
–40°C to 85°C  
VSSOP – DCU  
C86_  
Reel of 250  
SN74LVC2G86DCUT  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2001–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...15

中文翻译

下载PDF

SN74LVC2G86DCUTG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G86DCURG4 TI

完全替代

 Dual 2-Input Exclusive-OR Gate
SN74LVC2G86DCUT TI

完全替代

 DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCUR TI

完全替代

 DUAL 2-INPUT EXCLUSIVE OR GATE

与SN74LVC2G86DCUTG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G86YEAR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86YEPR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86YZAR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86YZPR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2GU04 TI

获取价格

 		DUAL INVERTER GATE
SN74LVC2GU04_08 TI

获取价格

 		DUAL INVERTER GATE
SN74LVC2GU04DBVR TI

获取价格

 		DUAL INVERTER GATE
SN74LVC2GU04DBVT TI

获取价格

 		DUAL INVERTER GATE
SN74LVC2GU04DCKR TI

获取价格

 		DUAL INVERTER GATE
SN74LVC2GU04DCKT TI

获取价格

 		DUAL INVERTER GATE

与SN74LVC2G86DCUTG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证