5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74LVC2G80YZPR
SN74LVC2G80YZPR PDF预览

SN74LVC2G80YZPR

更新时间： 2024-01-17 20:37:24
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
13页 276K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

阅读下载

中文翻译

获取价格

SN74LVC2G80YZPR 数据手册

 浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第2页浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第3页浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第4页浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第5页浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第6页浏览型号SN74LVC2G80YZPR的Datasheet PDF文件第7页 
SN74LVC2G80  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
www.ti.com  
SCES309C–DECEMBER 2001–REVISED JUNE 2005  
FEATURES  
DCT OR DCU PACKAGE  
(TOP VIEW)  
•
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
•
•
•
•
•
Supports 5-V VCC Operation  
1CLK  
1D  
2Q  
GND  
V
CC  
1
2
3
4
8
7
6
5
1Q  
2D  
2CLK  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.2 ns at 3.3 V  
Low Power Consumption, 10-µA Max ICC  
Typical VOLP (Output Ground Bounce)  
< 0.8 V at VCC = 3.3 V, TA = 25°C  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
•
•
•
•
Typical VOHV (Output VOH Undershoot)  
> 2 V at VCC = 3.3 V, TA = 25°C  
4
3
2
1
5
6
7
8
GND  
2Q  
2CLK  
2D  
Ioff Feature Supports Partial-Power-Down  
Mode Operation  
1D  
1CLK  
1Q  
V
Latch-Up Performance Exceeds 100 mA  
Per JESD 78, Class II  
CC  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This dual positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.  
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the  
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the  
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting  
the levels at the outputs.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC2G80YEPR  
Tape and reel  
_ _ _CX_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74LVC2G80YZPR  
–40°C to 85°C  
SSOP – DCT  
Tape and reel SN74LVC2G80DCTR  
Tape and reel SN74LVC2G80DCUR  
C80_ _ _  
C80_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2001–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...13

中文翻译

下载PDF

SN74LVC2G80YZPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G79DCUR TI

类似代替

 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80DCUR TI

类似代替

 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G74YZPR TI

类似代替

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

与SN74LVC2G80YZPR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G86 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCTR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCTRE4 TI

获取价格

 		Dual 2-Input Exclusive-Or Gate 8-SM8 -40 to 85
SN74LVC2G86DCTRG4 TI

获取价格

 		Dual 2-Input Exclusive-Or Gate 8-SM8 -40 to 125
SN74LVC2G86DCUR TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCURE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCURG4 TI

获取价格

 		Dual 2-Input Exclusive-OR Gate
SN74LVC2G86DCUT TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCUTE4 TI

获取价格

 		DUAL 2-INPUT EXCLUSIVE OR GATE
SN74LVC2G86DCUTG4 TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 2-INPUT XOR GATE, PDSO8, GREEN, PLASTIC, VSSOP-8

与SN74LVC2G80YZPR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证