Datasheet > PSMN3R3-40MLH

PSMN3R3-40MLH

更新时间： 2024-11-07 11:14:19

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
12页	296K
描述
N-channel 40 V, 3.3 mΩ, logic level MOSFET in LFPAK33 using NextPower-S3 technologyProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PSMN3R3-40MLH 数据手册

PSMN3R3-40MLH

N-channel 40 V, 3.3 mΩ, logic level MOSFET in LFPAK33

using NextPower-S3 technology

11 November 2019

Product data sheet

1. General description

118 A, logic level N-channel enhancement mode MOSFET in 175 °C LFPAK33 package using

advanced TrenchMOS Superjunction technology. This product has been designed and qualified for

high efficiency applications at high switching frequencies.

2. Features and benefits

•

Avalanche rated, 100% tested

•

NextPower-S3 technology delivers 'superfast switching with soft body-diode recovery'

Low Q_rr, Q_Gand Q_GDfor high system efficiency, especially at high switching frequencies

Low spiking and ringing for low EMI designs

High reliability clip bonded and solder die attach Mini Power SO8 package; no glue, no wire

bonds, qualified to 175 °C

•

Exposed leads can be wave soldered, visual solder joint inspection and high quality solder

joints

Low parasitic inductance and resistance

3. Applications

•

Secondary side synchronous rectification

DC-to-DC converters

Brushless DC motor drive

LED lighting

4. Quick reference data

Table 1. Quick reference data

Symbol

V_DS

I_D

Parameter

Conditions

Min

Typ

Max

Unit

drain-source voltage

drain current

25 °C ≤ T_j≤ 175 °C

V_GS= 10 V; T_mb= 25 °C; Fig. 2

[1]

118

101

175

P_tot

total power dissipation T_mb= 25 °C; Fig. 1

junction temperature

T_j

-55

°C

Static characteristics

R_DSondrain-source on-state

resistance

V_GS= 10 V; I_D= 25 A; T_j= 25 °C;

Fig. 10

2.7

3.4

3.3

4.2

mΩ

V_GS= 4.5 V; I_D= 25 A; T_j= 25 °C;

Fig. 10

Dynamic characteristics

Q_GD

gate-drain charge

total gate charge

I_D= 25 A; V_DS= 20 V; V_GS= 4.5 V;

Fig. 12; Fig. 13

1.2

Q_G(tot)

[1] 118A Continuous current has been successfully demonstrated during application tests. Practically the current will be limited by PCB,

thermal design and operating temperature.

12 3 4 5 6 7...12

中文翻译

下载PDF

与PSMN3R3-40MLH相关器件

型号	品牌	获取价格	描述	数据表
PSMN3R3-40MSH	NEXPERIA	获取价格	N-channel 40 V, 3.3 mΩ, standard level MOSFET
PSMN3R3-40YS	NXP	获取价格	N-channel LFPAK 40 V 3.3 mΩ standard level MO
PSMN3R3-40YS,115	NXP	获取价格	PSMN3R3-40YS - N-channel LFPAK 40 V 3.3 mΩ st
PSMN3R3-60PL	NXP	获取价格	N-channel 60 V, 3.4 mÎ© logic level MOSFET in
PSMN3R3-60PL	NEXPERIA	获取价格	N-channel 60 V, 3.4 mΩ logic level MOSFET in
PSMN3R3-80BS	NXP	获取价格	N-channel 80 V, 3.5 m standard level MOSFET in D2PAK
PSMN3R3-80BS	NEXPERIA	获取价格	N-channel 80 V, 3.5 mΩ standard level MOSFET
PSMN3R3-80BS,118	NXP	获取价格	PSMN3R3-80BS - N-channel 80 V, 3.5 mΩ standar
PSMN3R3-80BS_15	NXP	获取价格	N-channel 80 V, 3.5 m standard level MOSFET in D2PAK
PSMN3R3-80ES	NXP	获取价格	N-channel 80 V, 3.3 mΩ standard level MOSFET