5秒后页面跳转
MPC9448 PDF预览

MPC9448

更新时间: 2024-11-19 22:51:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 时钟
页数 文件大小 规格书
12页 265K
描述
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer

MPC9448 数据手册

 浏览型号MPC9448的Datasheet PDF文件第2页浏览型号MPC9448的Datasheet PDF文件第3页浏览型号MPC9448的Datasheet PDF文件第4页浏览型号MPC9448的Datasheet PDF文件第5页浏览型号MPC9448的Datasheet PDF文件第6页浏览型号MPC9448的Datasheet PDF文件第7页 
MOTOROLA  
Order Number: MPC9448/D  
Rev 3, 04/2003  
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
3.3V/2.5V LVCMOS 1:12 Clock  
Fanout Buffer  
MPC9448  
The MPC9448 is a 3.3V or 2.5V compatible, 1:12 clock fanout buffer  
targeted for high performance clock tree applications. With output  
frequencies up to 350 MHz and output skews less than 150 ps, the device  
meets the needs of most demanding clock applications.  
LOW VOLTAGE  
3.3V/2.5V LVCMOS 1:12  
CLOCK FANOUT BUFFER  
12 LVCMOS compatible clock outputs  
Selectable LVCMOS and differential LVPECL compatible clock inputs  
Maximum clock frequency of 350 MHz  
Maximum clock skew of 150 ps  
Synchronous output stop in logic low state eliminates output runt pulses  
High--impedance output control  
3.3V or 2.5V power supply  
Drives up to 24 series terminated clock lines  
Ambient temperature range --40°C to +85°C  
32--Lead LQFP packaging  
FA SUFFIX  
32--LEAD LQFP PACKAGE  
CASE 873A  
Supports clock distribution in networking, telecommunication and  
computing applications  
Pin and function compatible to MPC948  
Functional Description  
The MPC9448 is specifically designed to distribute LVCMOS  
compatible clock signals up to a frequency of 350 MHz. Each output  
provides a precise copy of the input signal with a near zero skew. The  
outputs buffers support driving of 50terminated transmission lines on  
the incident edge: each output is capable of driving either one parallel  
terminated or two series terminated transmission lines.  
Two selectable, independent clock inputs are available, providing support of LVCMOS and differential LVPECL clock  
distribution systems. The MPC9448 CLK_STOP control is synchronous to the falling edge of the input clock. It allows the start  
and stop of the output clock signal only in a logic low state, thus eliminating potential output runt pulses. Applying the OE control  
will force the outputs into high--impedance mode.  
All inputs have an internal pull--up or pull--down resistor preventing unused and open inputs from floating. The device supports  
a 2.5V or 3.3V power supply and an ambient temperature range of --40°C to +85°C. The MPC9448 is pin and function compatible  
but performance--enhanced to the MPC948.  
For More Information On This Product,  
© Motorola, Inc. 2003  
Go to: www.freescale.com  

与MPC9448相关器件

型号 品牌 获取价格 描述 数据表
MPC9448AC NXP

获取价格

9448 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC9448CAR2 IDT

获取价格

Clock Driver
MPC9448D MOTOROLA

获取价格

3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
MPC9448FA IDT

获取价格

Low Skew Clock Driver, 9448 Series, 12 True Output(s), 0 Inverted Output(s), ECL, PQFP32,
MPC9448FA MOTOROLA

获取价格

Low Skew Clock Driver, 12 True Output(s), 0 Inverted Output(s), ECL, PQFP32, PLASTIC, LQFP
MPC9448FA NXP

获取价格

IC,1:12 OUTPUT,ECL,QFP,32PIN,PLASTIC
MPC9448FAR2 IDT

获取价格

Clock Driver
MPC9448FAR2 MOTOROLA

获取价格

Low Skew Clock Driver, 12 True Output(s), 0 Inverted Output(s), ECL, PQFP32, PLASTIC, LQFP
MPC9449 MOTOROLA

获取价格

3.3V / 2.5 V 1:15 PECL/LVCMOS
MPC9449 IDT

获取价格

3.3 V/2.5 V 1:15 PECL/LVCMOS Clock Fanout Buffer High-impedance output control