5秒后页面跳转
MPC93H51FA PDF预览

MPC93H51FA

更新时间: 2024-02-19 03:44:43
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 驱动逻辑集成电路
页数 文件大小 规格书
12页 489K
描述
PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LQFP-32

MPC93H51FA 技术参数

生命周期:Transferred零件包装代码:QFP
包装说明:LQFP,针数:32
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.25输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G32长度:7 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:32
实输出次数:9最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.3 ns座面最大高度:1.6 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
宽度:7 mm最小 fmax:240 MHz
Base Number Matches:1

MPC93H51FA 数据手册

 浏览型号MPC93H51FA的Datasheet PDF文件第2页浏览型号MPC93H51FA的Datasheet PDF文件第3页浏览型号MPC93H51FA的Datasheet PDF文件第4页浏览型号MPC93H51FA的Datasheet PDF文件第5页浏览型号MPC93H51FA的Datasheet PDF文件第6页浏览型号MPC93H51FA的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
MOTOROLA  
Order number: MPC93H51/D  
Rev 2, 2/2004  
SEMICONDUCTOR TECHNICAL DATA  
Low Voltage PLL Clock Driver  
MPC93H51  
The MPC93H51 is a 3.3V compatible, PLL based clock generator  
targeted for high performance clock distribution systems. With output  
frequencies of up to 240 MHz and a maximum output skew of 150 ps  
the MPC93H51 is an ideal solution for the most demanding clock tree  
designs. The device offers 9 low skew clock outputs, each is config-  
urable to support the clocking needs of the various high-performance  
microprocessors including the PowerQuicc II integrated communica-  
tion microprocessor. The devices employs a fully differential PLL de-  
sign to minimize cycle-to-cycle and long-term jitter.  
LOW VOLTAGE 3.3 V  
PLL CLOCK GENERATOR  
Features  
9 outputs LVCMOS PLL clock generator  
25 - 240 MHz output frequency range  
Fully integrated PLL  
Compatible to various microprocessors such as PowerQuicc II  
Supports networking, telecommunications and computer  
applications  
FA SUFFIX  
LQFP PACKAGE  
CASE 873A-03  
Configurable outputs: divide-by-2, 4 and 8 of VCO frequency  
LVPECL and LVCMOS compatible inputs  
External feedback enables zero-delay configurations  
Output enable/disable and static test mode (PLL enable/disable)  
Low skew characteristics: maximum 150 ps output-to-output  
32 lead LQFP package  
Ambient Temperature Range 0°C to +70°C  
Pin & Function Compatible with the MPC951  
Functional Description  
The MPC93H51 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal  
operation of the MPC93H51 requires a connection of one of the device outputs to the EXT_FB input to close the PLL  
feedback path. The reference clock frequency and the output divider for the feedback path determine the VCO  
frequency. Both must be selected to match the VCO frequency range. With available output dividers of divide-by-4 and  
divide-by-8 the internal VCO of the MPC93H51 is running at either 4x or 8x of the reference clock frequency. The  
frequency of the QA, QB, QC and QD outputs is either the one half, one fourth or one eighth of the selected VCO  
frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD pins, respectively.  
The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and 1:4. The REF_SEL pin selects the differential  
LVPECL (PCLK and PCLK) or the LVCMOS compatible reference input (TCLK). The MPC93H51 also provides a static  
test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the selected input reference clock  
is routed directly to the output dividers bypassing the PLL. The test mode is intended for system diagnostics, test and  
debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs  
can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes the PLL to loose lock  
due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop,  
also enabling the PLL to recover to normal operation. The MPC93H51 is 3.3V compatible and requires no external loop  
filter components. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS  
compatible levels with the capability to drive terminated 50 transmission lines. For series terminated transmission  
lines, each of the MPC93H51 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The  
2
device is packaged in a 7x7 mm 32-lead LQFP package.  
Application Information  
The fully integrated PLL of the MPC93H51 allows the low skew outputs to lock onto a clock input and distribute it with  
essentially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes  
phase offset between the outputs and the reference signal.  
© Motorola, Inc. 2004  
For More Information On This Product,  
Go to: www.freescale.com  

与MPC93H51FA相关器件

型号 品牌 获取价格 描述 数据表
MPC93H52AC IDT

获取价格

PLL Based Clock Driver, 93H Series, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC93H52AC NXP

获取价格

93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC93H52ACR2 IDT

获取价格

PLL Based Clock Driver, 93H Series, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC93H52ACR2 NXP

获取价格

93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC93H52FA NXP

获取价格

93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LQFP-
MPC93H52FA MOTOROLA

获取价格

PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, LQFP-32
MPC93H52FAR2 MOTOROLA

获取价格

PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, LQFP-32
MPC93R51 MOTOROLA

获取价格

LOW VOLTAGE PLL CLOCK DRIVER
MPC93R51AC NXP

获取价格

93R SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC93R51D MOTOROLA

获取价格

LOW VOLTAGE PLL CLOCK DRIVER