5秒后页面跳转
MPC93R51FA PDF预览

MPC93R51FA

更新时间: 2024-01-20 15:50:08
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 驱动输出元件逻辑集成电路
页数 文件大小 规格书
9页 155K
描述
PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, PLASTIC, LQFP-32

MPC93R51FA 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:7 X 7 MM, PLASTIC, LQFP-32Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-PQFP-G32
长度:7 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:32实输出次数:9
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.15 ns座面最大高度:1.6 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
宽度:7 mm最小 fmax:100 MHz

MPC93R51FA 数据手册

 浏览型号MPC93R51FA的Datasheet PDF文件第2页浏览型号MPC93R51FA的Datasheet PDF文件第3页浏览型号MPC93R51FA的Datasheet PDF文件第4页浏览型号MPC93R51FA的Datasheet PDF文件第5页浏览型号MPC93R51FA的Datasheet PDF文件第6页浏览型号MPC93R51FA的Datasheet PDF文件第7页 
ꢀꢁ ꢂ ꢁꢃ ꢁ ꢄꢅ  
SEMICONDUCTOR TECHNICAL DATA  
Order Number: MPC93R51/D  
Rev 1, 05/2003  
The MPC93R51 is a 3.3V compatible, PLL based clock generator tar-  
geted for high performance clock distribution systems. With output fre-  
quencies of up to 240 MHz and a maximum output skew of 150 ps the  
MPC93R51 is an ideal solution for the most demanding clock tree de-  
signs. The device offers 9 low skew clock outputs, each is configurable to  
support the clocking needs of the various high-performance microproces-  
sors including the PowerQuicc II integrated communication microproces-  
sor. The devices employs a fully differential PLL design to minimize cycle-  
to-cycle and long-term jitter.  
2
LOW VOLTAGE 3.3V  
PLL CLOCK GENERATOR  
Features  
9 outputs LVCMOS PLL clock generator  
25 - 240 MHz output frequency range  
Fully integrated PLL  
Compatible to various microprocessors such as PowerQuicc II  
Supports networking, telecommunications and computer applications  
Configurable outputs: divide-by-2, 4 and 8 of VCO frequency  
LVPECL and LVCMOS compatible inputs  
External feedback enables zero-delay configurations  
Output enable/disable and static test mode (PLL enable/disable)  
Low skew characteristics: maximum 150 ps output-to-output  
Cycle-to-cycle jitter max. 22 ps RMS  
FA SUFFIX  
LQFP PACKAGE  
CASE 873A  
32 lead LQFP package  
Ambient Temperature Range 0°C to +70°C  
Pin & Function Compatible with the MPC951  
Functional Description  
The MPC93R51 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal  
operation of the MPC93R51 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback  
path. The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be  
selected to match the VCO frequency range. With available output dividers of divide-by-4 and divide-by-8 the internal VCO of the  
MPC93R51 is running at either 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is  
either the one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the  
FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and  
1:4. The REF_SEL pin selects the differential LVPECL (PCLK and PCLK) or the LVCMOS compatible reference input (TCLK).  
The MPC93R51 also provides a static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the  
selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system  
diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply.  
The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes the PLL to loose  
lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also  
enabling the PLL to recover to normal operation. The MPC93R51 is 3.3V compatible and requires no external loop filter compo-  
nents. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the  
capability to drive terminated 50 W transmission lines. For series terminated transmission lines, each of the MPC93R51 outputs  
can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm2 32-lead LQFP  
package.  
Application Information  
The fully integrated PLL of the MPC93R51 allows the low skew outputs to lock onto a clock input and distribute it with  
essentially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase  
offset between the outputs and the reference signal.  
130  
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA  

与MPC93R51FA相关器件

型号 品牌 获取价格 描述 数据表
MPC93R51FAR2 MOTOROLA

获取价格

PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, PLASTIC,
MPC93R52 MOTOROLA

获取价格

LOW VOLTAGE 3.3V LVCMOS 1:11 CLOCK GENERATOR
MPC93R52ACR2 NXP

获取价格

93R SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC93R52FA MOTOROLA

获取价格

PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, PLASTIC, LQ
MPC93R52FAR2 IDT

获取价格

PLL Based Clock Driver, 93R Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, PLAST
MPC93R52FAR2 MOTOROLA

获取价格

PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), PQFP32, PLASTIC, LQFP-32
MPC940 MOTOROLA

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940L MOTOROLA

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940L IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940LAC IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP