5秒后页面跳转
MPC940L PDF预览

MPC940L

更新时间: 2024-09-28 22:51:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 时钟
页数 文件大小 规格书
5页 95K
描述
LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP

MPC940L 数据手册

 浏览型号MPC940L的Datasheet PDF文件第2页浏览型号MPC940L的Datasheet PDF文件第3页浏览型号MPC940L的Datasheet PDF文件第4页浏览型号MPC940L的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MPC940L is a 1:18 low voltage clock distribution chip with 2.5V  
LVCMOS output capabilities. The device features the capability to select  
either a differential LVPECL or an LVTTL/ LVCMOS compatible input. The  
18 outputs are 2.5V LVCMOS compatible and feature the drive strength  
to drive 50series or parallel terminated transmission lines. With  
output–to–output skews of 150ps, the MPC940L is ideal as a clock  
distribution chip for the most demanding of synchronous systems. The  
2.5V outputs also make the device ideal for supplying clocks for a high  
performance Pentium II microprocessor based design.  
LOW VOLTAGE  
1:18 CLOCK  
DISTRIBUTION CHIP  
LVPECL or LVCMOS/LVTTL Clock Input  
2.5V LVCMOS Outputs for Pentium II Microprocessor Support  
150ps Maximum Targeted Output–to–Output Skew  
Maximum Output Frequency of 250MHz  
32–Lead TQFP Packaging  
FA SUFFIX  
32–LEAD TQFP PACKAGE  
CASE 873A–02  
Dual V  
Supply Voltage, 3.3V Core and 2.5V Output  
CC  
With a low output impedance (30), in both the HIGH and LOW logic  
states, the output buffers of the MPC940L are ideal for driving series  
terminated transmission lines. With this drive capability, the MPC940L  
provides enough copies of low skew clocks for most high performance  
synchronous systems.  
The differential LVPECL inputs of the MPC940L allow the device to interface directly with a LVPECL fanout buffer like the  
MC100EP111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS/LVTTL input  
provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In  
addition, the two clock sources can be used to provide for a test clock interface as well as the primary system clock. A logic HIGH  
on the LVCMOS_CLK_Sel pin will select the TTL level clock input.  
The MPC940L is a dual supply device. The core V  
CC  
power pins (VCCI) require 3.3V with the output V pins (VCCO)  
CC  
requiring 2.5V. The 32–lead TQFP package was chosen to optimize performance, board space and cost of the device. The  
32–lead TQFP has a 7x7mm body size with a conservative 0.8mm pin spacing.  
Pentium II is a trademark of Intel Corporation.  
This document contains information on a new product. Specifications and information herein are subject to  
change without notice.  
10/97  
REV 0  
Motorola, Inc. 1997  

与MPC940L相关器件

型号 品牌 获取价格 描述 数据表
MPC940LAC IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940LACR2 IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940LFA IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC940LFAR2 IDT

获取价格

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC941 MOTOROLA

获取价格

LOW VOLTAGE 1:27 CLOCK DISTRIBUTION CHIP
MPC941AE NXP

获取价格

941 SERIES, LOW SKEW CLOCK DRIVER, 27 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, 7 X 7
MPC941AER2 IDT

获取价格

TQFP-48, Reel
MPC941FA IDT

获取价格

Low Skew Clock Driver, 941 Series, 27 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7
MPC941FA NXP

获取价格

IC,1:27 OUTPUT,ECL,QFP,52PIN,PLASTIC
MPC941FA MOTOROLA

获取价格

MPC900 SERIES, LOW SKEW CLOCK DRIVER, 27 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, 7 X