Datasheet > MPC93H51ACR2

MPC93H51ACR2

更新时间： 2024-11-04 19:49:55

品牌	Logo	应用领域
艾迪悌 - IDT		驱动逻辑集成电路
页数	文件大小	规格书
13页	180K
描述
PLL Based Clock Driver, 93H Series, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, LEAD FREE, LQFP-32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC93H51ACR2 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	7 X 7 MM, LEAD FREE, LQFP-32	针数：	32
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.23
系列：	93H	输入调节：	DIFFERENTIAL MUX
JESD-30 代码：	S-PQFP-G32	JESD-609代码：	e3
长度：	7 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
湿度敏感等级：	3	功能数量：	1
反相输出次数：		端子数量：	32
实输出次数：	9	最高工作温度：	70 °C
最低工作温度：		输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	LQFP
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.3 ns	座面最大高度：	1.6 mm
最大供电电压 (Vsup)：	3.465 V	最小供电电压 (Vsup)：	3.135 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
温度等级：	COMMERCIAL	端子面层：	Matte Tin (Sn) - annealed
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	7 mm	最小 fmax：	100 MHz
Base Number Matches：	1

MPC93H51ACR2 数据手册

Low Voltage PLL Clock Driver

MPC93H51

DATASHEET

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7,2016

The MPC93H51 is a 3.3 V compatible, PLL based clock generator targeted for

high performance clock distribution systems. With output frequencies of up to

MPC93H51

240 MHz and a maxi mum output skew of 150 ps the MPC93H51 is an ideal

solution for the most demanding clock tree designs. The device offers 9 low skew

clock outputs. Each is configurable to support the clocking needs of the various

high-performance microprocessors including the PowerQuicc II integrated

communication microprocessor. The devices employs a fully differential PLL

design to minimize cycle-to-cycle and long-term jitter.

LOW VOLTAGE 3.3 V

PLL CLOCK GENERATOR

Features

•

9 Outputs LVCMOS PLL Clock Generator

25 – 240 MHz Output Frequency Range

Fully Integrated PLL

Compatible to Various Microprocessors Such as PowerQuicc II

Supports Networking, Telecommunications and Computer Applications

Configurable Outputs: Divide-by-2, 4 and 8 of VCO Frequency

LVPECL and LVCMOS Compatible Inputs

FA SUFFIX

32-LEAD LQFP PACKAGE

CASE 873A-03

External Feedback Enables Zero-Delay Configurations

Output Enable/Disable and Static Test Mode (PLL Enable/Disable)

Low Skew Characteristics: Maximum 150 ps Output-to-Output

32-Lead LQFP Package

32-Lead Pb-free Package Available

AC SUFFIX

32-LEAD LQFP PACKAGE

Pb-FREE PACKAGE

CASE 873A-03

Ambient Temperature Range 0°C to +70°C

Pin AND Function Compatible With the MPC951

For functional replacement use 8T49N285

Functional Description

The MPC93H51 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal oper-

ation of the MPC93H51 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback path.

The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected

to match the VCO frequency range. With available output dividers of divide-by-4 and divide-by-8, the internal VCO of the

MPC93H51 is running at either 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is

either one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the

FSELA, FSELB, FSELC and FSELD pins, respectively. The available output-to-input frequency ratios are 4:1, 2:1, 1:1, 1:2 and

1:4. The REF_SEL pin selects the differential LVPECL (PCLK and PCLK) or the LVCMOS compatible reference input (TCLK).

The MPC93H51 also provides a static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode,

the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system

diagnostics, test and debug purpose. This test mode is fully static, and the minimum clock frequency specification does not apply.

The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes the PLL to loose

lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also

enabling the PLL to recover to normal operation. The MPC93H51 is 3.3 V compatible and requires no external loop filter compo-

nents. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the

capability to drive terminated 50  transmission lines. For series terminated transmission lines, each of the MPC93H51 outputs

can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm²32-lead LQFP

package.

Application Information

The fully integrated PLL of the MPC93H51 allows the low skew outputs to lock onto a clock input and distribute it with essen-

tially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset

between the outputs and the reference signal.

MPC93H51 REVISION 4 MARCH 14, 2016

12 3 4 5 6 7...13

中文翻译

下载PDF

与MPC93H51ACR2相关器件

型号	品牌	获取价格	描述	数据表
MPC93H51FA	MOTOROLA	获取价格	PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
MPC93H51FA	NXP	获取价格	IC,CPU SYSTEM CLOCK GENERATOR,CMOS,QFP,32PIN,PLASTIC
MPC93H52AC	IDT	获取价格	PLL Based Clock Driver, 93H Series, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC93H52AC	NXP	获取价格	93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC93H52ACR2	IDT	获取价格	PLL Based Clock Driver, 93H Series, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC93H52ACR2	NXP	获取价格	93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LEAD
MPC93H52FA	NXP	获取价格	93H SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LQFP-
MPC93H52FA	MOTOROLA	获取价格	PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, LQFP-32
MPC93H52FAR2	MOTOROLA	获取价格	PLL Based Clock Driver, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, LQFP-32
MPC93R51	MOTOROLA	获取价格	LOW VOLTAGE PLL CLOCK DRIVER

与MPC93H51ACR2相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC93H51ACR2

MPC93H51ACR2 技术参数

MPC93H51ACR2 数据手册

与MPC93H51ACR2相关器件

与MPC93H51ACR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC93H51ACR2

MPC93H51ACR2 技术参数

MPC93H51ACR2 数据手册

与MPC93H51ACR2相关器件

与MPC93H51ACR2相关文章

您还可以找

您在本页遇到什么问题？