MPC9350D

更新时间： 2024-11-03 22:25:23

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		时钟驱动器
页数	文件大小	规格书
12页	284K
描述
LOW VOLTAGE PLL CLOCK DRIVER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPC9350D 数据手册

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order Number: MPC9350/D

Rev 3, 01/2002

The MPC9350 is a 2.5V and 3.3V compatible, PLL based clock

generator targeted for high performance clock distribution systems. With

output frequencies of up to 200 MHz and maximum output skews of 150

ps the MPC9350 is ideal for the most demanding clock tree designs. The

device offers 9 low skew clock outputs, each is configurable to support the

clocking needs of the various high-performance microprocessors

including the PowerQuicc II integrated communication microprocessor.

The extended temperature range of the MPC9350 supports

telecommunication and networking requirements. The devices employs a

fully differential PLL design to minimize cycle-to-cycle and long-term jitter.

LOW VOLTAGE

3.3V AND 2.5V PLL

CLOCK GENERATOR

Features

• 9 outputs LVCMOS PLL clock generator

• 25 – 200 MHz output frequency range

• 2.5V and 3.3V compatible

• Compatible to various microprocessor such as PowerQuicc II

• Supports networking, telecommunications and computer applications

• Fully integrated PLL

• Configurable outputs: divide-by-2, 4 and 8 of VCO frequency

• Selectable output to input frequency ratio of 8:1, 4:1, 2:1 or 1:1

• Oscillator or crystal reference inputs

• Internal PLL feedback

FA SUFFIX

32 LEAD LQFP PACKAGE

CASE 873A

• Output disable

• PLL enable/disable

• Low skew characteristics: maximum 150 ps output-to-output

• 32 lead LQFP package

• Temperature range –40°C to +85°C

Functional Description

The MPC9350 generates high frequency clock signals and provides nine exact frequency-multiplied copies of the reference

clock signal. The internal PLL allows the MPC9350 to operate in frequency locked condition and to multiply the input reference

clock. The reference clock frequency and the divider in the internal feedback path determine the VCO frequency. Two selectable

PLL feedback frequency ratios are available on the MPC9350 to provide input frequency range flexibility. The FBSEL pin selects

between divide-by-16 or divide-by-32 of the VCO frequency for PLL feedback. This feedback divider must be selected to match

the VCO frequency range. With the available feedback output dividers the internal VCO of the MPC9350 is running at either 16x

or 32x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is either one half, one fourth or one

eighth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD

pins, respectively. The available output to input frequency ratios are 16:1, 8:1, 4:1 and 2:1. The REF_SEL pin selects the crystal

oscillator inputs or the LVCMOS compatible reference input (TCLK). TCLK also provides an external test clock in static test mode

when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the selected input reference clock is routed directly to

the output dividers without using the PLL. The test mode is intended for system diagnostics, test and debug purpose. This test

mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting

the OE pin (logic high state). In PLL mode, deasserting OE maintains PLL lock due to the internal feedback path. The MPC9350 is

fully 2.5V and 3.3V compatible and requires no external loop filter components. The on-chip crystal oscillator requires no external

components beyond a series resonant crystal. All inputs except the crystal oscillator interface accept LVCMOS signals while the

outputs provide LVCMOS compatible levels with the capability to drive terminated 50 transmission lines. For series terminated

transmission lines, each of the MPC9350 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The

device is packaged in a 7x7 mm 32-lead LQFP package.

For More Information On This Product,

Motorola, Inc. 2002

Go to: www.freescale.com

12 3 4 5 6 7...12

中文翻译

下载PDF

与MPC9350D相关器件

型号	品牌	获取价格	描述	数据表
MPC9350FA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, PLASTIC,
MPC9350FAR2	NXP	获取价格	9350 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9350FAR2	MOTOROLA	获取价格	PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, PLASTIC,
MPC9351	FREESCALE	获取价格	Low Voltage PLL Clock Driver
MPC9351AC	NXP	获取价格	9351 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9351ACR2	NXP	获取价格	9351 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9351D	FREESCALE	获取价格	Low Voltage PLL Clock Driver
MPC9351FA	IDT	获取价格	PLL Based Clock Driver, 9351 Series, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7
MPC9351FA	MOTOROLA	获取价格	PLL Based Clock Driver, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, LQFP-32
MPC9351FAR2	IDT	获取价格	暂无描述

与MPC9350D相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9350D

MPC9350D 数据手册

与MPC9350D相关器件

与MPC9350D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9350D

MPC9350D 数据手册

与MPC9350D相关器件

与MPC9350D相关文章

您还可以找

您在本页遇到什么问题？