Datasheet > MPC932FAR2

MPC932FAR2

更新时间： 2024-11-04 14:53:55

品牌	Logo	应用领域
恩智浦 - NXP		驱动输出元件逻辑集成电路
页数	文件大小	规格书
6页	301K
描述
932 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLASTIC, TQFP-32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC932FAR2 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP,	针数：	32
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.68	系列：	932
输入调节：	MUX	JESD-30 代码：	S-PQFP-G32
长度：	7 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
功能数量：	1	反相输出次数：
端子数量：	32	实输出次数：	6
最高工作温度：	70 °C	最低工作温度：
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE	传播延迟（tpd）：	0.2 ns
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.6 ns
座面最大高度：	1.6 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	COMMERCIAL
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	宽度：	7 mm
Base Number Matches：	1

MPC932FAR2 数据手册

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

ꢀꢁ ꢂ ꢁꢃ ꢁ ꢄꢅ

ꢄ

ꢆ

ꢇ

ꢈ

ꢆ

ꢉ

ꢊ

ꢋ

ꢌ

ꢍ

ꢎ

ꢄ

ꢏ

ꢉ

ꢆ

ꢐ

ꢑ

ꢒ

ꢓ

ꢔ

ꢕ

ꢍ

ꢓ

ꢀ

ꢎ

ꢏ

ꢖ

ꢗ

ꢘ

The MPC932 is a 3.3 V compatible PLL based clock driver device

targetted for zero delay applications. The device provides 6 outputs for

driving clock loads plus a single dedicated PLL feedback clock output.

The dedicated feedback output gives the user six choices of input multi-

plication factors: x1, x1.25, x1.5, x2, x2.5 and x3.

LOW VOLTAGE

PLL CLOCK DRIVER

• 6 Low Skew Clock Outputs

• 1 Dedicated PLL Feedback Output

• Individual Output Enable Control

• Fully Integrated PLL

• Output Frequency Up to 120MHz

• 32–Lead TQFP Packaging

• 3.3V VCC

•

100ps Cycle–to–Cycle Jitter

The MPC932 provides individual output enable control. The enables

are synchronized to the internal clock such that upon assertion the shut

down signals will hold the clocks LOW without generating a runt pulse on

the outputs. The shut down pins provide a means of powering down cer-

tain portions of a system or a means of disabling outputs when the full

compliment is not required for a specific design. The shut down pins will

disable the outputs when driven LOW. A common shut down pin is pro-

vided to disable all of the outputs (except the feedback output) with a

single control signal.

FA SUFFIX

TQFP PACKAGE

CASE 873A-02

Two feedback select pins are provided to select the multiplication fac-

tor of the PLL. The MPC932 provides six multiplication factors: x1, x1.25,

x1.5, x2, x2.5 and x3. In the x1.25 and x2.5 modes, the QFB output will

not provide a 50% duty cycle. The phase detector of the MPC932 only

monitors rising edges of its feedback signals, thus for this function a 50%

duty cycle is not required. As the QFB signal can also be used to drive

other clocks in a system it is important the user understand that the duty

cycle will not be 50%. In the x1 and x1.5 modes the QFB output will

produce 50% duty cycle signals.

The MPC932 provides two pins for use in system test and debug operations. The MR/OE input will force all of the outputs into

a high impedance state to allow for back driving the outputs during system test. In addition the PLL_EN pin allows the user to

bypass the PLL and drive the outputs directly through the Ref_CLK input. Note the Ref_CLK signal will be routed through the

dividers so that it will take several transitions on the Ref_CLK input to create a transition on the outputs.

The MPC932 is fully 3.3 V compatible and requires no external loop filter components. All of the inputs are LVCMOS/LVTTL

compatible and the outputs produce rail–to–rail 3.3V swings. For series terminated applications each output can drive two series

terminated 50 Ω transmission lines. For parallel terminated lines the device can drive terminations of 50 Ω into VCC/2. The

device is packaged in a 32–lead TQFP package to provide the optimum combination of performance, board density and cost.

Rev 1

MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA

For More Information On This Product,

Go to: www.freescale.com

12 3 4 5 6

中文翻译

下载PDF

与MPC932FAR2相关器件

型号	品牌	获取价格	描述	数据表
MPC932PFA	MOTOROLA	获取价格	PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, TQFP-32
MPC9330	MOTOROLA	获取价格	3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR
MPC9330AC	NXP	获取价格	120MHz, OTHER CLOCK GENERATOR, PQFP32, LEAD FREE, LQFP-32
MPC9330FA	NXP	获取价格	IC,MISCELLANEOUS CLOCK GENERATOR,CMOS,QFP,32PIN,PLASTIC
MPC9331	MOTOROLA	获取价格	3.3 V 1:6 LVCMOS PLL Clock Generator
MPC9331AC	NXP	获取价格	9331 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9331ACR2	NXP	获取价格	9331 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9331FA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, PLASTIC,
MPC9331FA	NXP	获取价格	9331 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9331FAR2	NXP	获取价格	IC,1:6 OUTPUT,CMOS,QFP,32PIN,PLASTIC

与MPC932FAR2相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

34
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC932FAR2

MPC932FAR2 技术参数

MPC932FAR2 数据手册

与MPC932FAR2相关器件

与MPC932FAR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC932FAR2

MPC932FAR2 技术参数

MPC932FAR2 数据手册

与MPC932FAR2相关器件

与MPC932FAR2相关文章

您还可以找

您在本页遇到什么问题？