CDCP1803

更新时间： 2024-09-14 22:40:11

品牌	Logo	应用领域
德州仪器 - TI		时钟
页数	文件大小	规格书
19页	307K
描述
1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDCP1803 数据手册

ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ

ꢃ ꢇꢆ ꢈꢉꢂ ꢊꢀꢈ ꢀꢈ ꢋ ꢀꢌ ꢍ ꢎꢏ ꢏꢊ ꢐ

ꢑ ꢒꢓ ꢔ ꢂꢐ ꢋꢕ ꢐꢖꢗ ꢗ ꢖꢍꢈ ꢊ ꢁ ꢒꢉ ꢒ ꢁꢊ ꢐ

SCAS727B − NOVEMBER 2003 − REVISED FEBRUARY 2004

MLF PACKAGE

(TOP VIEW)

ꢀ

Distributes One Differential Clock Input to

Three LVPECL Differential Clock Outputs

Programmable Output Divider for Two

LVPECL Outputs

ꢀ

Low-Output Skew 15 ps (Typical)

Range 3 V−3.6 V

VddPECL

17 Vdd1

Signaling Rate Up to 800-MHz LVPECL

Differential Input Stage for Wide

Common-Mode Range

ꢁ

ꢀ

Provides VBB Bias Voltage Output for

Single-Ended Input Signals

15 Y1

14 Vdd1

VddPECL

VBB

ꢀ

Receiver Input Threshold + 75 mV

24-Pin MLF Package (4 mm x 4 mm)

Accepts Any Differential Signaling: LVDS,

HSTL, CML, VML, SSTL-2, and

Single-Ended: LVTTL/LVCMOS

ꢁ

description

PowerPad must be connected to V

The CDCP1803 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential

clock outputs Y[2:0] and Y[2:0], with minimum skew for clock distribution. The CDCP1803 is specifically

designed for driving 50-Ω transmission lines.

The CDCP1803 has three control pins, S0, S1, and S2, to select different output mode settings, see Table 1

for details. The CDCP1803 is characterized for operation from −40°C to 85°C. For use in single-ended driver

applications, the CDCP1803 also provides a VBB output pin that can be directly connected to the unused input

as a common-mode voltage reference.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢂ

ꢐ

ꢋ

ꢨ

ꢁ

ꢣ

ꢎ

ꢀ

ꢡ

ꢓ

ꢢ

ꢒ

ꢜ

ꢋ

ꢚ

ꢘ

ꢛ

ꢁ

ꢖ

ꢓ

ꢖ

ꢙ

ꢚ

ꢤ

ꢛ

ꢜ

ꢢ

ꢝ

ꢞ

ꢟ

ꢠ

ꢙ

ꢜ

ꢚ

ꢙ

ꢡ

ꢥ

ꢢ

ꢣ

ꢝ

ꢤ

ꢚ

ꢠ

ꢟ

ꢞ

ꢡ

ꢜ

ꢛ

ꢥ

ꢓꢤ

ꢣ

ꢦ

ꢡ

ꢧ

ꢙ

ꢢ

ꢟ

ꢡ

ꢠ

ꢙ

ꢠ

ꢜ

ꢝ

ꢚ

ꢣ

ꢨ

ꢟ

ꢚ

ꢠ

ꢤ

ꢡ

ꢩ

ꢝ

ꢜ

ꢢ

ꢠ

ꢜ

ꢝ

ꢞ

ꢠ

ꢜ

ꢡ

ꢥ

ꢙ

ꢛ

ꢙ

ꢢ

ꢤ

ꢝ

ꢠ

ꢪ

ꢠ

ꢤ

ꢝ

ꢜ

ꢛ

ꢫ

ꢟ

ꢒ

ꢚ

ꢞ

ꢤ

ꢡ

ꢠ

ꢟ

ꢚ

ꢨ

ꢟ

ꢝ

ꢨ

ꢬ

ꢟ

ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ

ꢝ

ꢟ

ꢚ

ꢠ

ꢭ

ꢩ

ꢂ

ꢝ

ꢜ

ꢨ

ꢣ

ꢢ

ꢠ

ꢙ

ꢜ

ꢚ

ꢥ

ꢝ

ꢜ

ꢢ

ꢤ

ꢡ

ꢙ

ꢚ

ꢮ

ꢨ

ꢜ

ꢤ

ꢡ

ꢚ

ꢜ

ꢠ

ꢚ

ꢤ

ꢢ

ꢤ

ꢡ

ꢟ

ꢝ

ꢙ

ꢧ

ꢭ

ꢙ

ꢚ

ꢢ

ꢧ

ꢣ

ꢨ

ꢤ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...19

中文翻译

下载PDF

CDCP1803 替代型号

型号	品牌	替代类型	描述	数据表
CDCM1804	TI	功能相似	1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1802	TI	功能相似	CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCLVP110	TI	功能相似	LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER

与CDCP1803相关器件

型号	品牌	获取价格	描述	数据表
CDCP1803-EP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803RGER	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85
CDCP1803RGERG4	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85
CDCP1803RGET	TI	获取价格	具有可编程分频器的 1:3 LVPECL 时钟缓冲器 \| RGE \| 24 \| -40 t
CDCP1803RGETG4	TI	获取价格	具有可编程分频器的 1:3 LVPECL 时钟缓冲器 \| RGE \| 24 \| -40 t
CDCP1803RTHR	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85
CDCR61A	TI	获取价格	DIRECT RAMBUSE CLOCK GENERATOR- LITE
CDCR61APW	TI	获取价格	DIRECT RAMBUSE CLOCK GENERATOR- LITE
CDCR61APWG4	TI	获取价格	Direct RAMBus Clock Generator - Lite 16-TSSOP -40 to 85

与CDCP1803相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

84
AIC1781A 电池充电控制器深度解析
2024-09-03

78

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCP1803

CDCP1803 数据手册

CDCP1803 替代型号

与CDCP1803相关器件

与CDCP1803相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCP1803

CDCP1803 数据手册

CDCP1803 替代型号

与CDCP1803相关器件

与CDCP1803相关文章

您还可以找

您在本页遇到什么问题？