CDCR83DBQ

更新时间： 2024-11-17 22:40:11

品牌	Logo	应用领域
德州仪器 - TI		时钟驱动器时钟发生器逻辑集成电路光电二极管
页数	文件大小	规格书
13页	174K
描述
DIRECT RAMBUS CLOCK GENERATOR

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDCR83DBQ 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	SOIC	包装说明：	GREEN, PLASTIC, QSOP-24
针数：	24	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	Factory Lead Time：	1 week
风险等级：	7.99	Is Samacsys：	N
系列：	83	输入调节：	STANDARD
JESD-30 代码：	R-PDSO-G24	JESD-609代码：	e4
长度：	8.65 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
湿度敏感等级：	2	功能数量：	1
反相输出次数：		端子数量：	24
实输出次数：	1	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	1.75 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	GULL WING	端子节距：	0.635 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	3.9 mm	最小 fmax：	400 MHz
Base Number Matches：	1

CDCR83DBQ 数据手册

CDCR83

DIRECT RAMBUS CLOCK GENERATOR

SCAS632A – APRIL 2001 – REVISED MARCH 2002

400-MHz Differential Clock Source for

Direct Rambus Memory Systems for an

800-MHz Data Transfer Rate

Cycle-Cycle Jitter Is Less Than 50 ps at

400 MHz

Certified by Gigatest Labs to Exceed the

Rambus DRCG Validation Requirement

Synchronizes the Clock Domains of the

Rambus Channel With an External System

or Processor Clock

Supports Industrial Temperature Range of

–40 C to 85 C

Three Power Operating Modes to Minimize

Power for Mobile and Other

Power-Sensitive Applications

DBQ PACKAGE

(TOP VIEW)

Operates From a Single 3.3-V Supply and

120 mW at 300 MHz (Typ)

REFCLK

Packaged in a Shrink Small-Outline

Package (DBQ)

GNDP

GNDI

GNDO

CLK

Supports Frequency Multipliers: 4, 6, 8,

16/3

PCLKM

SYNCLKN

GNDC

CLKB

GNDO

No External Components Required for PLL

Supports Independent Channel Clocking

Spread Spectrum Clocking Tracking

Capability to Reduce EMI

IPD

MULT0

MULT1

STOPB

Designed for Use With TI’s 133-MHz Clock

Synthesizers CDC924 and CDC921

PWRDNB 12

13 S2

NC – No internal connection

description

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus

memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system

or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and

mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus

memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to

enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct

Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the

DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK

to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK

frequenciesbyratiosMandNsuchthatPCLKM=SYNCLKN, whereSYNCLK=BUSCLK/4. TheDRCGdetects

the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew

between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK

boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of

one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz

with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a

bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for

systems where synchronization between the Rambus clock and a system clock is not required. Test modes are

provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a

high-impedance state for board testing.

The CDCR83 is characterized for operation over free-air temperatures of –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...13

中文翻译

下载PDF

CDCR83DBQ 替代型号

型号	品牌	替代类型	描述	数据表
CDCR83DBQRG4	TI	完全替代	400MHz Direct Rambus Clock Generator 24-SSOP -40 to 85
CDCR83DBQR	TI	完全替代	400MHz Direct Rambus Clock Generator 24-SSOP -40 to 85

与CDCR83DBQ相关器件

型号	品牌	获取价格	描述	数据表
CDCR83DBQG4	TI	获取价格	400MHz Direct Rambus Clock Generator 24-SSOP -40 to 85
CDCR83DBQR	TI	获取价格	400MHz Direct Rambus Clock Generator 24-SSOP -40 to 85
CDCR83DBQRG4	TI	获取价格	400MHz Direct Rambus Clock Generator 24-SSOP -40 to 85
CDC-S3-001	HITACHI	获取价格	Directional Coupler
CDC-S3-003	HITACHI	获取价格	Directional Coupler
CDCS501	TI	获取价格	SSC Clock Generator/Buffer
CDCS501PW	TI	获取价格	SSC Clock Generator/Buffer
CDCS501PWR	TI	获取价格	SSC Clock Generator/Buffer
CDCS502	TI	获取价格	Crystal Oscillator / Clock Generator with optional SSC
CDCS502_12	TI	获取价格	Crystal Oscillator / Clock Generator with optional SSC

与CDCR83DBQ相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCR83DBQ

CDCR83DBQ 技术参数

CDCR83DBQ 数据手册

CDCR83DBQ 替代型号

与CDCR83DBQ相关器件

与CDCR83DBQ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCR83DBQ

CDCR83DBQ 技术参数

CDCR83DBQ 数据手册

CDCR83DBQ 替代型号

与CDCR83DBQ相关器件

与CDCR83DBQ相关文章

您还可以找

您在本页遇到什么问题？