5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> CDC516DGGR
CDC516DGGR PDF预览

CDC516DGGR

更新时间： 2024-11-16 22:29:35
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器
页数 文件大小 规格书
11页 161K
描述
3.3-V PHASE-LOCK LOOP CLOCK DRIVER

阅读下载

中文翻译

获取价格

CDC516DGGR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, TSSOP48,.3,20针数：48
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：0.97系列：516
输入调节：STANDARDJESD-30 代码：R-PDSO-G48
JESD-609代码：e4长度：12.5 mm
负载电容（CL）：30 pF逻辑集成电路类型：PLL BASED CLOCK DRIVER
最大I（ol）：0.02 A湿度敏感等级：2
功能数量：1反相输出次数：
端子数量：48实输出次数：16
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：0.02 mA认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.2 ns座面最大高度：1.2 mm
子类别：Clock Drivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6.1 mm
最小 fmax：125 MHzBase Number Matches：1

CDC516DGGR 数据手册

 浏览型号CDC516DGGR的Datasheet PDF文件第2页浏览型号CDC516DGGR的Datasheet PDF文件第3页浏览型号CDC516DGGR的Datasheet PDF文件第4页浏览型号CDC516DGGR的Datasheet PDF文件第5页浏览型号CDC516DGGR的Datasheet PDF文件第6页浏览型号CDC516DGGR的Datasheet PDF文件第7页 
CDC516  
3.3-V PHASE-LOCK LOOP CLOCK DRIVER  
SCAS575A – JULY 1996 – REVISED JANUARY 1998  
DGG PACKAGE  
(TOP VIEW)  
Phase-Lock Loop Clock Distribution for  
Synchronous DRAM Applications  
Distributes One Clock Input to Four Banks  
of Four Outputs  
V
1Y0  
1Y1  
GND  
GND  
1Y2  
1Y3  
V
V
CC  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
40  
CC  
4Y0  
4Y1  
GND  
GND  
4Y2  
4Y3  
Separate Output Enable for Each Output  
Bank  
External Feedback Pin (FBIN) Is Used to  
Synchronize the Outputs to the Clock Input  
No External RC Network Required  
V
Operates at 3.3-V V  
CC  
Packaged in Plastic 48-Pin Thin Shrink  
Small-Outline Package  
CC  
CC  
1G  
4G  
GND 10  
AV  
39 GND  
AV  
11  
12  
38  
37  
CC  
CC  
CLK  
FBIN  
description  
AGND 13  
AGND 14  
GND 15  
2G 16  
36 AGND  
35 FBOUT  
34 GND  
33 3G  
The CDC516 is a high-performance, low-skew,  
low-jitter, phase-lock loop clock driver. It uses a  
phase-lock loop (PLL) to precisely align, in both  
frequency and phase, the feedback output  
(FBOUT) to the clock (CLK) input signal. It is  
specifically designed for use with synchronous  
V
17  
32  
V
CC  
CC  
2Y0 18  
2Y1 19  
GND 20  
GND 21  
2Y2 22  
2Y3 23  
31 3Y0  
30 3Y1  
29 GND  
28 GND  
27 3Y2  
26 3Y3  
DRAMs. The CDC516 operates at 3.3-V V  
and  
CC  
is designed to drive up to five clock loads per  
output.  
Four banks of four outputs provide 16 low-skew,  
low-jitter copies of the input clock. Output signal  
duty cycles are adjusted to 50 percent,  
independent of the duty cycle at the input clock.  
Each bank of outputs can be enabled or disabled  
separately via the 1G, 2G, 3G, and 4G control  
inputs. When the G inputs are high, the outputs  
switchinphaseandfrequencywithCLK;whenthe  
G inputs are low, the outputs are disabled to the  
logic-low state.  
V
24  
25  
V
CC  
CC  
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for  
the PLL is included on-chip, minimizing component count, board space, and cost.  
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the  
feedback signal to the reference signal. This stabilization time is required following power up and application  
of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or  
feedback signals. The PLL may be bypassed for test purposes by strapping AV  
to ground.  
CC  
The CDC516 is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

CDC516DGGR 替代型号

型号 品牌 替代类型 描述 数据表
CDC516DGGG4 TI

类似代替

 具有三态输出的 3.3V 相位锁定环路时钟驱动器 | DGG | 48 | 0 to 70
CDC516DGG TI

类似代替

 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

与CDC516DGGR相关器件

型号 品牌 获取价格 描述 数据表
CDC536 TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DB TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBG4 TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBLE ETC

获取价格

 		Six Distributed-Output Clock Driver
CDC536DBR TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBRG4 TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DL TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DLR TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC5801 TI

获取价格

 		LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY AND PHASE ALIGNMENT
CDC5801A TI

获取价格

 		LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE AND PHASE ALIGNMENT

与CDC516DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证