5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> CDC582PAH
CDC582PAH PDF预览

CDC582PAH

更新时间： 2024-11-16 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路输入元件信息通信管理
页数 文件大小 规格书
10页 145K
描述
3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

阅读下载

中文翻译

获取价格

CDC582PAH 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：QFP包装说明：QFP-52
针数：52Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：8.59
Is Samacsys：N系列：CDC
输入调节：DIFFERENTIALJESD-30 代码：S-PQFP-G52
JESD-609代码：e4长度：10 mm
逻辑集成电路类型：PLL BASED CLOCK DRIVER最大I（ol）：0.032 A
湿度敏感等级：4功能数量：1
反相输出次数：端子数量：52
实输出次数：12最高工作温度：70 °C
最低工作温度：输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：TQFP
封装等效代码：TQFP52,.47SQ封装形状：SQUARE
封装形式：FLATPACK, THIN PROFILE峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.5 ns座面最大高度：1.2 mm
子类别：Clock Drivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：COMMERCIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：10 mm最小 fmax：100 MHz
Base Number Matches：1

CDC582PAH 数据手册

 浏览型号CDC582PAH的Datasheet PDF文件第2页浏览型号CDC582PAH的Datasheet PDF文件第3页浏览型号CDC582PAH的Datasheet PDF文件第4页浏览型号CDC582PAH的Datasheet PDF文件第5页浏览型号CDC582PAH的Datasheet PDF文件第6页浏览型号CDC582PAH的Datasheet PDF文件第7页 
CDC582  
3.3-V PHASE-LOCK LOOP CLOCK DRIVER  
WITH DIFFERENTIAL LVPECL CLOCK INPUTS  
SCAS446B – JULY 1994 – REVISED FEBRUARY 1996  
Low Output Skew for Clock-Distribution  
and Clock-Generation Applications  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
Operates at 3.3-V V  
External Feedback Input (FBIN) Is Used to  
Synchronize the Outputs With the Clock  
Inputs  
CC  
Distributes Differential LVPECL Clock  
Inputs to 12 TTL-Compatible Outputs  
Application for Synchronous DRAMs  
Two Select Inputs Configure Up to Nine  
Outputs to Operate at One-Half or Double  
the Input Frequency  
Distributed V  
and Ground Pins Reduce  
CC  
Switching Noise  
No External RC Network Required  
Packaged in 52-Pin Quad Flatpack  
PAH PACKAGE  
(TOP VIEW)  
52 51 50 49 48 47 46 45 44 43 42 41 40  
39  
GND  
1Y1  
V
4Y3  
GND  
V
4Y2  
GND  
V
4Y1  
GND  
GND  
V
3Y3  
GND  
1
CC  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
2
V
3
CC  
GND  
1Y2  
4
CC  
5
V
6
CC  
GND  
1Y3  
7
CC  
8
V
9
CC  
GND  
GND  
2Y1  
10  
11  
12  
13  
CC  
V
CC  
14 15 16 17 18 19 20 21 22 23 24 25 26  
description  
TheCDC582isahigh-performance, low-skew, low-jitterclockdriver. Itusesaphase-lockloop(PLL)toprecisely  
align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN, CLKIN) input  
signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs  
configured as half-frequency outputs. The CDC582 operates at 3.3-V V  
.
CC  
The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock  
(CLKIN, CLKIN) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain  
synchronizationbetweenthedifferentialCLKINandCLKINinputsandtheoutputs. Theoutputusedasfeedback  
is synchronized to the same frequency as the clock (CLKIN and CLKIN) inputs.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与CDC582PAH相关器件

型号 品牌 获取价格 描述 数据表
CDC586 TI

获取价格

 		3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC586PAH TI

获取价格

 		3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC586PAHR TI

获取价格

 		3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP
CDC586PAHRG4 TI

获取价格

 		3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP
CDC586PBG ETC

获取价格

 		Twelve Distributed-Output Clock Driver
CDC587DGGR TI

获取价格

 		CDC SERIES, PLL BASED CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO56
CDC5D20 SUMIDA

获取价格

 		CDC5D20
CDC5D20-102KB SUMIDA

获取价格

 		CDC5D20
CDC5D20-102KC SUMIDA

获取价格

 		CDC5D20
CDC5D20-122KB SUMIDA

获取价格

 		CDC5D20

与CDC582PAH相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证