5秒后页面跳转
74AUP1Z125GN PDF预览

74AUP1Z125GN

更新时间: 2024-01-04 00:17:32
品牌 Logo 应用领域
恩智浦 - NXP 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
29页 136K
描述
AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6

74AUP1Z125GN 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOT-363包装说明:PLASTIC, ROHS COMPLIANT, SOT-363, SC-88, 6 PIN
针数:6Reach Compliance Code:unknown
风险等级:5.42系列:AUP/ULP/V
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:1
功能数量:1端口数量:2
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):17.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1Z125GN 数据手册

 浏览型号74AUP1Z125GN的Datasheet PDF文件第6页浏览型号74AUP1Z125GN的Datasheet PDF文件第7页浏览型号74AUP1Z125GN的Datasheet PDF文件第8页浏览型号74AUP1Z125GN的Datasheet PDF文件第10页浏览型号74AUP1Z125GN的Datasheet PDF文件第11页浏览型号74AUP1Z125GN的Datasheet PDF文件第12页 
74AUP1Z125  
NXP Semiconductors  
Low-power X-tal driver with enable and internal resistor  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
±0.5  
±0.5  
Unit  
µA  
II  
input leakage current  
X1 input  
VI = EN = VCC; VCC = 0 V to 3.6 V  
EN input  
-
-
-
-
VI = GND to 3.6 V;  
µA  
VCC = 0 V to 3.6 V  
Ipu  
pull-up current  
X1 input; EN = VCC  
VI = GND; VCC = 0.8 V to 3.6 V  
-
-
-
-
15  
µA  
µA  
IOZ  
OFF-state output current  
Y output; VO = 0 V to 3.6 V; VCC = 0  
V to 3.6 V; EN = VCC  
±0.5  
[1]  
[1]  
IOFF  
power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V  
-
-
-
-
±0.5  
±0.6  
µA  
µA  
IOFF  
additional power-off  
leakage current  
VI or VO = 0 V to 3.6 V;  
CC = 0 V to 0.2 V  
V
ICC  
supply current  
VI = GND or VCC; IO = 0 A;  
CC = 0.8 V to 3.6 V  
-
-
-
-
75  
50  
µA  
µA  
V
ICC  
additional supply current  
EN input  
VI = VCC 0.6 V; IO = 0 A;  
CC = 3.3 V  
V
gfs  
forward transconductance see Figure 10 and Figure 11  
VCC = 0.8 V  
-
-
-
-
-
-
-
-
-
mA/V  
mA/V  
mA/V  
mA/V  
mA/V  
mA/V  
MΩ  
VCC = 1.1 V to 1.3 V  
-
10.8  
21.2  
29.9  
38.0  
39.2  
3.11  
VCC = 1.4 V to 1.6 V  
1.8  
7.5  
15.0  
17.8  
1.07  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
Rbias  
bias resistance  
EN = GND; fi = 0 Hz; VI = 0 V or  
CC; See Figure 5; for frequency  
behavior see Figure 6  
V
74AUP1Z125_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 7 August 2008  
9 of 29  

与74AUP1Z125GN相关器件

型号 品牌 获取价格 描述 数据表
74AUP1Z125GN,132 NXP

获取价格

74AUP1Z125 - Low-power X-tal driver with enable and internal resistor; 3-state SON 6-Pin
74AUP1Z125GS NXP

获取价格

AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SO
74AUP1Z125GS NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GW NXP

获取价格

Low-power X-tal driver with enable and internal resistor
74AUP1Z125GW NEXPERIA

获取价格

Low-power X-tal driver with enable and internal resistor; 3-stateProduction
74AUP1Z125GW-G NXP

获取价格

IC AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO6, PLASTIC, ROHS COMPLIANT, SOT-36
74AUP2G00 NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00 DIODES

获取价格

Dual 2 Input NAND Logic Gates
74AUP2G00DC NXP

获取价格

Low-power dual 2-input NAND gate
74AUP2G00DC NEXPERIA

获取价格

Low-power dual 2-input NAND gateProduction