Datasheet > 74AUP2G00DC-G

74AUP2G00DC-G

更新时间： 2024-01-05 15:05:16

品牌	Logo	应用领域
恩智浦 - NXP		栅光电二极管逻辑集成电路触发器
页数	文件大小	规格书
17页	82K
描述
Low-power dual 2-input NAND gate

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

74AUP2G00DC-G 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	是否无铅：	含铅
是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	TSSOP, TSSOP8,.12,20	Reach Compliance Code：	unknown
风险等级：	5.78	JESD-30 代码：	R-PDSO-G8
负载电容（CL）：	30 pF	逻辑集成电路类型：	NAND GATE
最大I（ol）：	0.0017 A	端子数量：	8
最高工作温度：	125 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP8,.12,20	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	电源：	1.2/3.3 V
Prop。Delay @ Nom-Sup：	24.9 ns	认证状态：	Not Qualified
施密特触发器：	NO	子类别：	Gates
表面贴装：	YES	技术：	CMOS
温度等级：	AUTOMOTIVE	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	DUAL
Base Number Matches：	1

74AUP2G00

Low-power dual 2-input NAND gate

Rev. 04 — 5 June 2008

Product data sheet

1. General description

The 74AUP2G00 provides the dual 2-input NAND function.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V_CCrange from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

V_CCrange from 0.8 V to 3.6 V.

This device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing a damaging backﬂow current through the device

when it is powered down.

2. Features

I Wide supply voltage range from 0.8 V to 3.6 V

I High noise immunity

I Complies with JEDEC standards:

N JESD8-12 (0.8 V to 1.3 V)

N JESD8-11 (0.9 V to 1.65 V)

N JESD8-7 (1.2 V to 1.95 V)

N JESD8-5 (1.8 V to 2.7 V)

N JESD8-B (2.7 V to 3.6 V)

I ESD protection:

N HBM JESD22-A114E Class 3A exceeds 5000 V

N MM JESD22-A115-A exceeds 200 V

N CDM JESD22-C101C exceeds 1000 V

I Low static power consumption; I_CC= 0.9 µA (maximum)

I Latch-up performance exceeds 100 mA per JESD78 Class II

I Inputs accept voltages up to 3.6 V

I Low noise overshoot and undershoot < 10 % of V_CC

I I_OFFcircuitry provides partial Power-down mode operation

I Multiple package options

I Speciﬁed from −40 °C to +85 °C and −40 °C to +125 °C

12 3 4 5 6 7...17

下载PDF

型号	品牌	描述	获取价格	数据表
74AUP2G00DC-Q100	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00GD	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GD,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin	获取价格
74AUP2G00GM	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GM,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin	获取价格
74AUP2G00GN	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格