Datasheet > 74AUP2G02GS

74AUP2G02GS

更新时间： 2024-11-18 11:11:35

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	264K
描述
Low-power dual 2-input NOR gateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G02GS 数据手册

74AUP2G02

Low-power dual 2-input NOR gate

Rev. 9 — 27 July 2021

Product data sheet

1. General description

The 74AUP2G02 is a dual 2-input NOR gate. Schmitt-trigger action at all inputs makes the circuit

tolerant of slower input rise and fall times. This device ensures very low static and dynamic power

consumption across the entire V_CCrange from 0.8 V to 3.6 V. This device is fully specified for

partial power down applications using I_OFF. The I_OFFcircuitry disables the output, preventing the

potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

High noise immunity

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F Class 3A exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101E exceeds 1000 V

•

Low static power consumption; I_CC= 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD78B Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial power-down mode operation

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74AUP2G02DC

74AUP2G02GT

74AUP2G02GF

74AUP2G02GN

74AUP2G02GS

-40 °C to +125 °C

VSSOP8

plastic very thin shrink small outline package;

8 leads; body width 2.3 mm

SOT765-1

XSON8

plastic extremely thin small outline package;

no leads; 8 terminals; body 1 × 1.95 × 0.5 mm

SOT833-1

SOT1089

SOT1116

SOT1203

extremely thin small outline package; no leads;

8 terminals; body 1.35 × 1 × 0.5 mm

extremely thin small outline package; no leads;

8 terminals; body 1.2 × 1.0 × 0.35 mm

extremely thin small outline package; no leads;

8 terminals; body 1.35 × 1.0 × 0.35 mm

12 3 4 5 6 7...17

中文翻译

下载PDF

与74AUP2G02GS相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G02GT	NXP	获取价格	Low-power dual 2-input NOR gate
74AUP2G02GT	NEXPERIA	获取价格	Low-power dual 2-input NOR gateProduction
74AUP2G04	NXP	获取价格	Low-power dual inverter
74AUP2G04	DIODES	获取价格	DUAL INVERTERS
74AUP2G04DW-7	DIODES	获取价格	Inverter, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6, 2 X 2 MM, 1.10 MM HEIGHT, 0.65 M
74AUP2G04FW3-7	DIODES	获取价格	DUAL INVERTERS
74AUP2G04FW4-7	DIODES	获取价格	DUAL INVERTERS
74AUP2G04FZ4-7	DIODES	获取价格	DUAL INVERTERS
74AUP2G04GF	NXP	获取价格	Low-power dual inverter
74AUP2G04GF,132	NXP	获取价格	74AUP2G04 - Low-power dual inverter SON 6-Pin