5秒后页面跳转
74AUP2G04GM PDF预览

74AUP2G04GM

更新时间: 2024-11-19 03:44:15
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
18页 68K
描述
Low-power dual inverter

74AUP2G04GM 数据手册

 浏览型号74AUP2G04GM的Datasheet PDF文件第2页浏览型号74AUP2G04GM的Datasheet PDF文件第3页浏览型号74AUP2G04GM的Datasheet PDF文件第4页浏览型号74AUP2G04GM的Datasheet PDF文件第5页浏览型号74AUP2G04GM的Datasheet PDF文件第6页浏览型号74AUP2G04GM的Datasheet PDF文件第7页 
74AUP2G04  
Low-power dual inverter  
Rev. 01. — 16 January 2006  
Preliminary data sheet  
1. General description  
The 74AUP2G04 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP2G04 provides two inverting buffers.  
2. Features  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114-C Class 3A. Exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101-C exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G04GM相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G04GM,115 NXP

获取价格

74AUP2G04 - Low-power dual inverter SON 6-Pin
74AUP2G04GM,132 NXP

获取价格

74AUP2G04 - Low-power dual inverter SON 6-Pin
74AUP2G04GN NXP

获取价格

AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115,
74AUP2G04GN NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GS NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GW NXP

获取价格

Low-power dual inverter
74AUP2G04GW NEXPERIA

获取价格

Low-power dual inverterProduction
74AUP2G04GW,125 NXP

获取价格

74AUP2G04 - Low-power dual inverter TSSOP 6-Pin
74AUP2G04GW-Q100 NXP

获取价格

INVERT GATE
74AUP2G04GW-Q100 NEXPERIA

获取价格

Low-power dual inverterProduction