Datasheet > 74AUP2G0604

74AUP2G0604

更新时间： 2024-11-19 01:02:15

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
20页	846K
描述
Low-power inverting buffer with open-drain and inverter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G0604 数据手册

74AUP2G0604

Low-power inverting buffer with open-drain and inverter

Rev. 1 — 23 November 2012

Product data sheet

1. General description

The 74AUP2G0604 is a single inverting buffer with open-drain output and a single

inverter. It features two input pins (nA), an output pin (2Y) and an open-drain output pin

(1Y).

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall

times across the entire V_CCrange from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

V_CCrange from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing the damaging backflow current through the device

when it is powered down.

2. Features and benefits

 Wide supply voltage range from 0.8 V to 3.6 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-12 (0.8 V to 1.3 V)

 JESD8-11 (0.9 V to 1.65 V)

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8-B (2.7 V to 3.6 V)

 ESD protection:

 HBM JESD22-A114F Class 3A exceeds 5000 V

 MM JESD22-A115-A exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Low static power consumption; I_CC= 0.9 A (maximum)

 Latch-up performance exceeds 100 mA per JESD 78 Class II

 Inputs accept voltages up to 3.6 V

 Low noise overshoot and undershoot < 10 % of V_CC

 I_OFFcircuitry provides partial power-down mode operation

 Multiple package options

 Specified from 40 C to +85 C and 40 C to +125 C

12 3 4 5 6 7...20

中文翻译

下载PDF

与74AUP2G0604相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G0604GF	NEXPERIA	获取价格	Low-power inverting buffer with open-drain and inverter
74AUP2G0604GM	NEXPERIA	获取价格	Low-power inverting buffer with open-drain and inverter
74AUP2G0604GM,125	NXP	获取价格	Inverter, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
74AUP2G0604GN	NEXPERIA	获取价格	Low-power inverting buffer with open-drain and inverter
74AUP2G0604GS	NEXPERIA	获取价格	Low-power inverting buffer with open-drain and inverter
74AUP2G0604GW	NEXPERIA	获取价格	Low-power inverting buffer with open-drain and inverter
74AUP2G06DW-7	DIODES	获取价格	DUAL INVERTERS WITH OPEN DRAIN OUTPUTS
74AUP2G06FW3-7	DIODES	获取价格	DUAL INVERTERS WITH OPEN DRAIN OUTPUTS
74AUP2G06FW4-7	DIODES	获取价格	DUAL INVERTERS WITH OPEN DRAIN OUTPUTS
74AUP2G06FZ4-7	DIODES	获取价格	DUAL INVERTERS WITH OPEN DRAIN OUTPUTS