Datasheet > 74AUP2G06GW

74AUP2G06GW

更新时间： 2024-11-19 11:11:23

品牌	Logo	应用领域
安世 - NEXPERIA		光电二极管逻辑集成电路
页数	文件大小	规格书
15页	242K
描述
Low-power dual inverter with open-drain outputProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G06GW 数据手册

74AUP2G06

Low-power dual inverter with open-drain output

Rev. 8 — 31 January 2022

Product data sheet

1. General description

The 74AUP2G06 provides two inverting buffers with open-drain output. The output of the device

is an open drain and can be connected to other open-drain outputs to implement active-LOW

wired-OR or active-HIGH wired-AND functions.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times

across the entire V_CCrange from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire V_CCrange

from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the damaging backflow current through the device when it is

powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

High noise immunity

Low static power consumption; I_CC= 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD 78B Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F Class 3A. Exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101E exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...15

中文翻译

下载PDF

与74AUP2G06GW相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G07	NXP	获取价格	Low-power dual buffer with open-drain output
74AUP2G07	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07DW-7	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07FW3-7	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07FW4-7	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07FZ4-7	DIODES	获取价格	DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07GF	NXP	获取价格	Low-power dual buffer with open-drain output
74AUP2G07GF/S500	NXP	获取价格	AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6
74AUP2G07GF/S500,132	NXP	获取价格	Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
74AUP2G07GM	NXP	获取价格	Low-power dual buffer with open-drain output